Principal Physical Design Engineer — Chiplet SoCs
Eliyan
A leading chiplet startup in San Francisco is seeking a Principal Physical Design Engineer to drive the development of advanced ASICs. In this role, you will manage the entire design flow and work collaboratively with industry experts. The ideal candidate will have 8-12 years of experience in ASIC physical design, with a strong focus on power planning and clocking methodologies. This exciting opportunity offers a dynamic work environment with excellent benefits. #J-18808-Ljbffr Eliyan
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Principal Physical Design Engineer — Chiplet SoCs in San Francisco, CA vacancy
- Acceler8 Talent seeks a Principal Physical Design Engineer to lead the complete physical implementation of high-performance AI accelerator blocks. You will drive floorplanning, place&route, timing closure, and power optimization, partnering with architects, RTL, verification...Principal
- ...Principal Physical Design Engineer We're partnering with a well-funded, early-stage AI hardware startup building a next-generation inference platform... ...critical blocks within a high-performance AI accelerator SoC. From early floorplanning through final tapeout signoff,...Principal
Acceler8 Talent
San Francisco, CA4 days ago $150.4k - $277.6k
...opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the... ...candidate will have deep design experience in high PHY and/or SOC designs. Deep Knowledge about industry standards and practices...SuggestedRelocationApple Inc.
San Francisco, CA1 day ago- Join the leading chiplet startup! As an Eliyan Principal Physical Design Engineer, you will be working at a fast-paced early-stage startup creating technologies that... ...feasibility through signoff and tapeout on complex SoCs Expert in architecture and package driven...Principal
- ...Team OpenAI’s Forward Deployed Engineering team partners with leading... ...AI systems across the entire chip design lifecycle: design, verification, and physical design. We operate at the intersection... ...backend signoff for complex ASIC or SoC programs Demonstrated success...Suggested
Nicedesignjobs
San Francisco, CA1 day ago - ...Job Title: Physical Design Engineer Location: Bay Area, CA Duration: Full time Job Overview: We are looking for... ...at block level and/or top level for high performance ASICs, SoCs, and custom silicon chips with strong scripting skills. The...Full time
Kaav Inc.
San Francisco, CA4 days ago $190k - $285k
...different class of spacecraft. Engineered to survive the harshest... ...We are looking for a Principal Mixed-Signal Design Engineer, Data Converters... ...for advanced mixed-signal SoCs. This is a hands-on technical... ...clocking, signal integrity, and physical implementation...PrincipalShift workLogoslabs
San Francisco, CA1 day ago- Eliyan Corporation, a leading chiplet startup in San Francisco, seeks a staff digital verification engineer to develop state‑of‑the‑art testbenches for high‑speed IPs and... ...CD‑aligned regression, and collaborate across design and engineering teams in a fast‑paced environment...
$233.9k - $330.4k
...Enterprise Security editions that SOCs rely on every day. Our next... .... Architect the integration. Design and deliver data flow,... ...Cisco Data Fabric, and partner engineering teams. Champion the SOC.Keep... ...technology work together across the physical and digital worlds. These...PrincipalFull timeTemporary workLocal areaFlexible hoursCISCO Systems
San Francisco, CA5 days ago- Conductor is seeking SoC architects to own the detailed SoC-level architecture of dies... ...will work with the architecture and ASIC design teams to create implementable specs and drive... ...of architecture, microarchitecture and physical design, and the ability to coordinate...
- OpenAI’s Forward Deployed Engineering team is seeking an experienced Physical Design Engineer for semiconductor deployments. You will serve as the SME for backend implementation workflows, defining feasible paths and advising customers on design trade‑offs. Over time,...
- Efficient Computer in San Francisco, CA is seeking a Senior Design Engineer to design, integrate, and sign off RTL for blocks across the power-efficient SoC, including on-chip interconnects and memory interfaces. You will take blocks from microarchitecture specs through...
- ...systems to power the next generation of frontier models. By co-designing chips, systems, tools, and methodologies, the team helps... .... About the Role We are seeking a highly skilled Physical Design Engineer with deep expertise in physical design and methodology. This...
OpenAI
San Francisco, CA3 days ago - ...Job Title: Physical Design Engineer Location: San Francisco, CA (Bay Area) Good understanding of Cadence tools (Innovous, Quantus, Voltus). (Must) Deep knowledge about industry standards in Physical Design, Physical aware synthesis, Floorplanning, CTS...
Jobs via Dice
San Francisco, CA5 days ago - Acceler8 Talent is seeking a hands-on Staff, Senior Staff, or Principal RTL Design Engineer for a seed AI hardware startup building a dedicated LLM... ...synthesizable RTL, collaborating with verification and physical-design teams near Palo Alto. Strong Verilog/SystemVerilog...Principal
- ...Remote: 3 days in the office per week Responsibilities Leading RTL design and microarchitecture development for complex digital logic... ...interconnects and industry-standard protocols Exposure to advanced SoC or high-performance computing designs BSEE and/or MSEE (...PrincipalWork at officeRemote work
$180k - $245k
...computing. We are looking for a Senior Design Engineer to design, integrate, and sign off RTL for blocks across our power-efficient SoC: the compute fabric's on-chip... ...closely with architects, the design lead, DV, physical design, and firmware to tape out an industry...Night shiftEfficient Computer
San Francisco, CA2 days ago- ...The Experience We're hiring a Principal Design Engineer to elevate the craft and explore what's possible within Slack's iOS experience. Slack is an app that is used by millions of people every day as a core part of getting their work done. This role sits at the intersection...Principal
Leadout Capital
San Francisco, CA2 days ago - ...Hiring: Staff / Principal RTL Design Engineer | LLM Inference ASICs I’m partnering with a seed-funded... ...Work closely with verification and physical-design engineers to resolve correctness... ...personally delivered substantial ASIC or SoC RTL and can explain the difficult...Full timeWork at office
Acceler8 Talent
San Francisco, CA2 days ago - Eliyan Corporation is seeking a Sr Staff / Principal Physical Design Engineer in San Francisco to lead end-to-end ASIC physical design at an early-stage startup. You will drive IP blocks from RTL to GDSII, manage timing, power, and signoff, and optimize flows with a cross...
$102 per hour
...We’re looking for an experienced chip design engineer to evaluate Mistral models on real-world... ...tasks across RTL development, synthesis, physical design, and tapeout. What You’ll Do... ...Significant hands-on experience in ASIC or SoC design, with deep expertise in RTL development...Temporary workBraintrust
San Francisco, CA4 days ago- ...RTL Design Engineer Job Location: San Francisco, CA Job Type: Full-Time / Contract Work... ...to micro-architecture specification for SoC design block Participate in SoC Chip... ...with SoC integration, verification and physical design teams and also with IP vendors...Full timeContract workWork experience placement
InterSources
San Francisco, CA5 days ago $172.5k - $313.7k
...are the future of Salesforce.Job Title: Principal Engineer, Product SecurityThe ExperienceThe Product... ...customers, embedding security into design rather than patching after the fact.We are... ...with security frameworks such as FedRAMP, SOC 2 (Service Organization Control 2), or...PrincipalFull timeSalesforce
San Francisco, CA4 days ago- OpenAI's Hardware organization is seeking a Physical Design Engineer to deliver power, performance and area-optimized datapath and interconnect solutions for AI accelerators. You will work with RTL designers to define physical design strategies and create tools and flows...
- Slack is seeking a Principal Design Engineer to elevate the craft of our iOS experience. You will prototype directly in code to test nascent concepts, focusing on device capabilities and platform-native patterns. You’ll shape how designers work in production iOS codebases...Principal
- ...generation of frontier models. By co-designing chips, systems, tools, and... ...experienced, hands-on RTL engineer with deep packet-networking... ...implementation, verification closure, physical design convergence, silicon... ...owning major RTL blocks or SoC subsystems from requirements...Night shift
OpenAI, Inc.
San Francisco, CA5 days ago $184.7k - $324.8k
...world where knowledge of the physical world around us is needed. We... ...innovation. Will you help us design the next generation of revolutionary... ...seeking a skilled Electrical Engineer to create high performance... ...Electronics experience in SOC’s, microcontrollers, microprocessors...Contract workLive inRelocationApple Inc.
San Francisco, CA1 day ago$172k - $203k
...and out of the office. We are looking for a Senior Mechanical Design Engineer to join our hardware team working on future wearables. This... ...genetic information, marital status, medical condition, mental or physical disability, national origin, protected family care or medical...Work at officeLocal areaRemote workFlexible hoursOura
San Francisco, CA2 days ago- ...About the job Lead ASIC RTL Design Engineer Lead ASIC RTL Design Engineer - Remote (U.... ...synthesis readiness Collaborate with physical design teams on floor planning, timing closure... ...) ~8+ years of experience in ASIC or SoC RTL design for complex, high-speed...Remote workVisa sponsorship
4 Staffing Corp
San Francisco, CA1 day ago - ...Our mission is to reshape design by streamlining the path from... ...more impactful ideas into the physical world. We're well-funded (... ...MoM, and expanding the core engineering team in SF. The surface area... ...Enterprise: SSO/SAML (WorkOS), SOC 2-minded practices. *Experience...Remote work
Vizcom
San Francisco, CA5 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal Physical Design Engineer — Chiplet SoCs. Be the first to apply!
Related searches
- project engineer assistant project manager San Francisco, CA
- engineering director San Francisco, CA
- hotel chief engineer San Francisco, CA
- director systems engineering San Francisco, CA
- technical director engineering San Francisco, CA
- principal quality engineer San Francisco, CA
- chief design engineer San Francisco, CA
- principal network engineer San Francisco, CA
- senior civil engineer project manager San Francisco, CA
- principal safety engineer San Francisco, CA