Senior RTL Design Engineer - Low-Power SoC & Equity
Efficient Computer
Efficient Computer in San Francisco, CA is seeking a Senior Design Engineer to design, integrate, and sign off RTL for blocks across the power-efficient SoC, including on-chip interconnects and memory interfaces. You will take blocks from microarchitecture specs through synthesis-ready RTL and help tape out industry-leading ultra-low-power solutions. This is a hands-on role joining a growing HW engineering team as we move from initial product development to market release and scaled volume #J-18808-Ljbffr Efficient Computer
Vacancy posted 18 hours ago
Similar jobs that could be interesting for youBased on the Senior RTL Design Engineer - Low-Power SoC & Equity in San Francisco, CA vacancy
$180k - $245k
...We are looking for a Senior Design Engineer to design, integrate, and sign off RTL for blocks across our power-efficient SoC: the compute fabric's on-... ...interconnect and memory interfaces, low-power and always-on logic... ...annual bonus, meaningful equity, and comprehensive...Employment EquitySeniorNight shiftEfficient Computer
San Francisco, CA2 days ago$150.4k - $277.6k
...unusually hardworking Physical Design Engineer. As a member of our wide... ...PHY design from RTL to delivery of our final... ...placement, partitions and power grid. Develop and validate high performance low power clock network... ...experience in high PHY and/or SOC designs. Deep...SuggestedRelocationApple Inc.
San Francisco, CA1 day ago$190k - $230k
We are hiring a Senior RTL Design Engineer to own memory subsystems in high-performance AI accelerators... ...will deliver the bandwidth, latency, and power profile needed for large-scale compute... ...interposer, and DRAM interfaces into SoC. Collaborate with architecture,...SeniorFull time- ...the #1 cybercrime. LLM-powered phishing messages get past... ..., yet have extremely low customer churn. Our... ...quality, end to end. Visual design, interaction design,... ...~4+ years of design engineering experience , with meaningful... ...engineers. ~ Equity ~ Healthcare, dental,...Employment EquitySeniorWork at officeRelocation package
Petra Security
San Francisco, CA2 days ago $160k - $250k
...anytime, anywhere. We design, build, and... ...RoleZipline is seeking a Senior RF Front-End Design Engineer to lead the... ...space- and power-constrained platforms... ...receivers, Wi-Fi SoCs, and future integrated... ...amplifiers, low-noise amplifiers,... ...may also include: equity compensation; discretionary...Employment EquitySeniorContract workLocal areaZipline
South San Francisco, CA2 days ago$190k - $230k
A leading semiconductor company is hiring a Senior RTL Design Engineer to develop memory subsystems in high-performance AI accelerators. The role requires expertise in SystemVerilog, HBM/LPDDR/DDR memory technologies, and timing closure. Ideal candidates will have 8+ years...SeniorFull time$172k - $203k
...work — both in and out of the office. We are looking for a Senior Mechanical Design Engineer to join our hardware team working on future wearables.... ...add to our benefits!What we offer:Competitive salary and equity packagesHealth, dental, vision insurance, and mental health...Employment EquitySeniorWork at officeLocal areaRemote workFlexible hoursOura
San Francisco, CA2 days ago$205k - $238k
...running their support operations on it.We’re looking for a Senior Design Engineer to help close the gap between how Front is designed and how... ...overtime pay where applicable), Fronteers are eligible to receive equity in the company. This resource will provide additional...Employment EquitySeniorWork at officeImmediate startRemote workWork from homeWorldwideMonday to FridayFlexible hoursShift workFrontApp
San Francisco, CA5 days ago$175k - $240k
Astranis is seeking a Senior FPGA Engineer to own the architecture, design, verification, and test of RTL for space-qualified FPGAs, collaborating with software, DSP and hardware... ...Base salary range is $175,000—$240,000 with equity and robust benefits. #J-18808-Ljbffr...Employment EquitySenior- ...competitive salary and equity. Flexible health coverage... ...Role This is a senior individual contributor... ...for the rest of the engineering team. We're looking for... ...execute it. Work on AI-powered workflows, search,... ...engineering quality. You're low ego, direct, and...Employment EquitySeniorFlexible hours
Circleback AI, Inc
San Francisco, CA1 day ago - ...Principal Physical Design Engineer We're partnering with a... ...performance AI accelerator SoC. From early... ...closely with architects, RTL designers, and software... ...synthesis, timing closure, power optimization, and physical... ...package includes meaningful equity participation,...Employment Equity
Acceler8 Talent
San Francisco, CA4 days ago $180k - $400k
...boundaries: The next GitHub won't just be GitHub with a prettier design, it'll require fundamentally new interaction modes and workflows... ...home on the weekends. Compensation: $180k - $400k, 0.2% - 1% equity. Healthcare: Comprehensive medical, dental, and vision for...Employment EquitySeniorWork at officeWork from homeMesa
San Francisco, CA3 days ago$157.5k - $252k
# Senior Product Engineer 2, TPRMHybrid - San FranciscoDrata is building... ...evidence like SOC 2 reports and ISO certifications... ...integrations, and AI-powered experiences — and to... ...definition through design, rollout, documentation... ...**: We provide stock equity to ensure that as the...Employment EquitySeniorFlexible hoursDrata
San Francisco, CA18 hours ago$150k - $224k
...We're looking for a hands-on Senior Product Engineer who takes pride in writing... ...large majority of your time designing and shipping production code... ...underlying customer problem. Low ego, high standards. You... ...package $150,000- $224,000 + Equity + Health Benefits What...Employment EquitySeniorShift workWorkhelix
San Francisco, CA4 days ago$180k - $240k
...wherever they go: interaction design, client architecture, the API... ...views. You're autonomous and low ego. You don't wait for a spec... ...Founding or early frontend engineer who set standards from scratch... ...base + meaningful early-stage equity, plus health, dental, 401(k),...Employment EquitySeniorWork at officeLocal areaRelocationVisa sponsorshipNight shiftTechtree
San Francisco, CA5 days ago- ...Hiring: Staff / Principal RTL Design Engineer | LLM Inference ASICs I’m partnering with a seed... ...we’re looking for A hands-on Staff, Senior Staff or Principal-level engineer who has... ...delivered substantial ASIC or SoC RTL and can explain the difficult logic...Full timeWork at office
Acceler8 Talent
San Francisco, CA2 days ago - Eos Atomics, based in San Francisco, is pursuing a senior RF systems engineering role to own end-to-end design of MW-class RF heating and diagnostic systems for a... ...commercial fusion reactor. You will lead architecture, high-power design, testing, and commissioning, bridging RF...Employment EquitySenior
- ...RTL Design Engineer Job Location: San Francisco, CA Job Type: Full-Time / Contract Work Experience: Minimum 6+ years' experience, FPGA... ...: Contribute to micro-architecture specification for SoC design block Participate in SoC Chip Architecture specification...Full timeContract workWork experience placement
InterSources
San Francisco, CA5 days ago $160k - $220k
...Optivolt Hardware Engineer Optivolt's mission is to overshoot... .... Every Optivolt panel is designed with an aerospace power electronics brain sealed inside... ...topologies. Develop RTL in Verilog/VHDL and implement... ..., plus a generous pre-IPO equity package Other benefits...Employment EquitySeniorShift workOptivolt
San Francisco, CA4 days ago$190k - $285k
...largest and highest-power satellites ever... ...class of spacecraft. Engineered to survive the harshest... ...Mixed-Signal Design Engineer, Data Converters... ...mixed-signal SoCs. This is a hands-on... ...clocking, references, and low-noise/high-... ...0,000 – $285,000 + equity in the company Salary...Employment EquityShift workLogoslabs
San Francisco, CA1 day ago$205k - $270k
...spine switches, and with engineering leadership across... ...vendors - the team that designs the hardware also writes... ...deployment. Pricing is tied to power consumption, which is... ...planning meetings. Low ego and you'll roll up... ...participate in Meter's equity plan. #J-18808-Ljbffr...Employment EquitySeniorMeter
San Francisco, CA1 day ago$102 per hour
...for an experienced chip design engineer to evaluate Mistral... ...models perform tasks across RTL development, synthesis,... ...constraints, and power, performance, and area.... ...experience in ASIC or SoC design, with deep expertise... ...design tools. Company: Senior ASIC Design Engineer —...SeniorTemporary workBraintrust
San Francisco, CA4 days ago$137.1k - $188.3k
...innovation and help us design the future. At... ...technologies, powering the world’s top movies... ...Dolby's Cinema Engineering team and help shape... ...entertainment. As a Senior FPGA Engineer, you... ..., and verify RTL solutions using VHDL... ...may also include equity. Our salary ranges...Employment EquitySeniorFull timeLocal areaWorldwideFlexible hoursDolby
San Francisco, CA2 days ago$180k - $285k
Senior Product Security Engineer (Applications) Astranis builds advanced satellites... .... Astranis designs, builds, and operates... ...embedded components that power our systems. This... ...languages (e.g., Python) and low‑level languages (e.g.... ...that includes equity and robust benefits....Employment EquitySeniorPermanent employmentFlexible hours- ...integrated systems to power the next generation of frontier models. By co-designing chips, systems, tools,... ...experienced, hands-on RTL engineer with deep packet-networking... ...fabrics. This is a senior engineering role with broad... ...major RTL blocks or SoC subsystems from...Night shift
OpenAI, Inc.
San Francisco, CA5 days ago - ...Title: Design Verification Engineer - Internal IP Location: Bay Area... ...internal IP blocks that power the company's compute... .... Collaborate with RTL designers, synthesis... .... Familiarity with low-power design, clock gating... ...compensation, equity participation and benefits...Employment Equity
Amadeus Search
San Francisco, CA3 days ago $190k - $220k
...Security Operations Center (SOC). As a result, our... ...00 base plus bonus and equity About The Role: We... .... This is the delivery engine behind the margin... ...solutions Work with designers, engineers, and architects... ...between engineering and senior management and other non...Employment EquitySeniorFull timeImmediate startRemote workWorldwideHome officeSaasventurecapital
San Francisco, CA1 day ago- ...Description Job Description ASIC Design Engineer Responsibilities:... ...development Map ASIC RTL to FGPA while minimizing code... ...execute test plans for validating SoC functionality and performance... ...validating and debugging low-power wireless systems Understanding...Senior
- ...chiplet startup in San Francisco, seeks a staff digital verification engineer to develop state‑of‑the‑art testbenches for high‑speed IPs and... ..., drive CI/CD‑aligned regression, and collaborate across design and engineering teams in a fast‑paced environment. The role emphasizes...Senior
$63.33 per hour
...summary: Join an industry-leading Silicon Engineering team focused on building high-performance... ...defining micro-architecture and driving design implementation through final sign-off.... ...micro-architecture definition and detailed RTL design for complex digital hardware...SeniorHourly payContract workTemporary workWork experience placementLocal areaRemote work
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior RTL Design Engineer - Low-Power SoC & Equity. Be the first to apply!
Related searches
- data center design engineer San Francisco, CA
- ic design engineer San Francisco, CA
- chief design engineer San Francisco, CA
- product security engineer San Francisco, CA
- system design engineer San Francisco, CA
- digital design engineer San Francisco, CA
- senior product design engineer San Francisco, CA
- senior manager product engineering San Francisco, CA
- network design engineer San Francisco, CA
- senior design verification engineer San Francisco, CA