Senior RTL Design Engineer — Memory Subsystems for AI
$190k - $230kIC Resources
A leading semiconductor company is hiring a Senior RTL Design Engineer to develop memory subsystems in high-performance AI accelerators. The role requires expertise in SystemVerilog, HBM/LPDDR/DDR memory technologies, and timing closure. Ideal candidates will have 8+ years of experience and a BS/MS in Electrical or Computer Engineering. This full-time role offers a competitive salary ranging from $190,000 to $230,000 per year. #J-18808-Ljbffr IC Resources
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior RTL Design Engineer — Memory Subsystems for AI in San Francisco, CA vacancy
$180k - $245k
...ground up to solve one of AI's biggest challenges:... ...We are looking for a Senior Design Engineer to design, integrate, and sign off RTL for blocks across our power... ...-chip interconnect and memory interfaces, low-power... ..., and peripheral subsystems, working from architecture...SeniorNight shiftEfficient Computer
San Francisco, CA2 days ago$190k - $230k
We are hiring a Senior RTL Design Engineer to own memory subsystems in high-performance AI accelerators. This role will deliver the bandwidth, latency, and power profile needed for large-scale compute. What you’ll do Architect and implement memory controllers for HBM2E...SeniorFull time- ...organization develops AI-native silicon and... ...frontier models. By co-designing chips, systems, tools... ...experienced, hands-on RTL engineer with deep packet-... ...high-bandwidth compute, memory, and I/O subsystems, as well as purpose-built... .... This is a senior engineering role with...SuggestedNight shift
OpenAI, Inc.
San Francisco, CA5 days ago - ...About the job Lead ASIC RTL Design Engineer Lead ASIC RTL Design... ...Our client, a leader in AI Compute is seeking a senior-level ASIC design... ...microarchitecture for complex subsystems and document design specifications... ...High-Speed Interfaces & Memory Systems Design and...SuggestedRemote workVisa sponsorship
4 Staffing Corp
San Francisco, CA1 day ago - Efficient Computer in San Francisco, CA is seeking a Senior Design Engineer to design, integrate, and sign off RTL for blocks across the power-efficient SoC, including on-chip interconnects and memory interfaces. You will take blocks from microarchitecture specs through...Senior
$63.33 per hour
...industry-leading Silicon Engineering team focused on... ...high-performance digital subsystems and cutting-edge hardware... ...and driving design implementation through... ...definition and detailed RTL design for complex digital... ...Demonstrated expertise in memory controllers, digital...SeniorHourly payContract workTemporary workWork experience placementLocal areaRemote work- ...startup to shape a new AI inference architecture... ...own the data movement subsystem from architectural definition... ...requires deep NoC, memory system expertise and experience... ...collaboration across RTL, verification, compiler... ...and performance teams. Senior to principal level,...SeniorNight shift
- ...Hiring: Staff / Principal RTL Design Engineer | LLM Inference ASICs I’m partnering with a seed-funded AI hardware startup building a dedicated LLM inference chip and the... ...Who we’re looking for A hands-on Staff, Senior Staff or Principal-level engineer who has personally...Full timeWork at office
Acceler8 Talent
San Francisco, CA2 days ago - Acceler8 Talent is seeking a hands-on Staff, Senior Staff, or Principal RTL Design Engineer for a seed AI hardware startup building a dedicated LLM inference ASIC. You will own a substantial RTL scope and translate microarchitecture into synthesizable RTL, collaborating...
- ...Title: Design Verification Engineer - Internal IP Location: Bay Area (hybrid)... ...Company: A fast-growing AI startup designing next-... ...teams. Collaborate with RTL designers, synthesis and physical... ...(e.g., pipelines, memory subsystems, AXI/AMBA interconnects), timing...
Amadeus Search
San Francisco, CA3 days ago - ...organization develops AI-native silicon and... ...models. By co-designing chips, systems, tools... ...Verification (DV) Engineers to ensure... ...individual IP blocks to subsystems and full SoC-working... ...architecture, RTL, software, and systems... ..., interconnect, memory, etc.), or full-chip...
OpenAI
San Francisco, CA3 days ago $102 per hour
...re looking for an experienced chip design engineer to evaluate Mistral models on real-... ...and technical review to improve how AI models perform tasks across RTL development, synthesis, physical... ...source chip design tools. Company: Senior ASIC Design Engineer — AI...SeniorTemporary workBraintrust
San Francisco, CA4 days ago$177.2k - $329.2k
...San Francisco, California United StatesOverviewWe're hiring a Design Engineer to help shape the next generation of developer tools used by 2... ...interactive concepts, especially around emerging UX patterns and AI-ready design languages, moving fast to test ideas and learn...SeniorOngoing contractWork at officeRemote workGitHub
San Francisco, CA5 days ago$205k - $238k
...Workplaces list, and Forbes Best Startup Employers 2022 List.AI is transforming customer service at a pace the industry hasn’... ...already running their support operations on it.We’re looking for a Senior Design Engineer to help close the gap between how Front is designed and how...SeniorWork at officeImmediate startRemote workWork from homeWorldwideMonday to FridayFlexible hoursShift workFrontApp
San Francisco, CA5 days ago- ...mission is to reshape design by streamlining the path... ...and expanding the core engineering team in SF. The surface... ...The Role As the Senior Product Engineer you'll... ...closely with designers, AI engineers, and backend... ...performance, profiling, and memory management ~ Strong...SeniorRemote work
Vizcom
San Francisco, CA5 days ago $195k - $225k
...unsolicited. About Vizcom Vizcom is an AI design tool for industrial and product... ...code is clean. You'll report to our engineering manager and work every day with product,... ...long sessions. You'll profile frame time, memory and texture decode paths, set baselines,...SeniorWork at office3 days per weekVizcom Technologies, Inc.
San Francisco, CA4 days ago- ...leader for securing user endpoints. Today, AI has made account compromise the #1... ...for product quality, end to end. Visual design, interaction design, accessibility, responsiveness... ...Who You Are ~4+ years of design engineering experience , with meaningful time building...SeniorWork at officeRelocation package
Petra Security
San Francisco, CA2 days ago $180k - $240k
...Product Owner For AI Assistant You'll own the product surface... ...wherever they go: interaction design, client architecture, the API... ...from seconds to overnight. Memory made visible - the surfaces where... ...Founding or early frontend engineer who set standards from scratch...SeniorWork at officeLocal areaRelocationVisa sponsorshipNight shiftTechtree
San Francisco, CA5 days ago- OpenAI’s Forward Deployed Engineering team is seeking an experienced Physical Design Engineer for semiconductor deployments. You will serve as the SME for backend... ...concrete technical plans, develop evaluation datasets, and help shape AI‑assisted #J-18808-Ljbffr NicedesignjobsSenior
- Mercor is partnering with a leading AI lab to design realistic design tasks for frontier AI models in CAD, PCB, and 3D domains. You will craft prompts, inputs, and graders, then validate performance across model runs and iterate to maintain fairness and realism. Three...Senior
- A startup in cutting-edge AI hardware in San Francisco is seeking a Design Engineer to define and build RL environments and contribute to hardware engineering automation. The candidate should have 4-10+ years of RTL experience and strong debugging and scripting skills....Full time
- Clipboard is seeking a Senior Design Engineer to build and scale a design system that serves multiple product surfaces across mobile and web. You... ...UI. The role bridges design and engineering, and you’ll craft AI tooling to prototype andShip system-led experiences. You will...Senior
- ...Principal Physical Design Engineer We're partnering with a well-funded, early-stage AI hardware startup building a next-generation inference platform from the ground... ...signoff, you'll work closely with architects, RTL designers, and software engineers to help bring...
Acceler8 Talent
San Francisco, CA4 days ago - ...are seeking a hands-on Senior FPGA & RF Signal Processing Engineer to own the development... ...complete lifecycle of FPGA designs, architecture, RTL development, simulation... ...RFSoC or Versal AI Core platforms (or comparable... ...Ethernet, and external memory interfaces. ASIC...SeniorPermanent employment
- The Front End Design Engineer on MeshMesh bridges design and engineering, crafting polished, intuitive interfaces that make a complex networking... ...are an Agentic Engineer - you build with Claude and similar AI coding tools, using agent loops, tool use, and well-grounded...Senior
- Clera seeks an experienced engineer to own the agent infrastructure enabling AI systems to execute tasks reliably, retain context, and involve people when... ...planning, recovery, and performance. You will design memory and retrieval systems, develop evaluation harnesses...SeniorVisa sponsorship
$160.2k - $425k
...Francisco, California United StatesOverviewWe’re looking for a Senior Design Engineering leader to redefine the future of design in an agent-native... ...and organizational vision for how design, engineering, and AI-powered workflows come together to build world-class developer...SeniorOngoing contractRemote workGitHub
San Francisco, CA5 days ago- Acceler8 Talent seeks a Principal Physical Design Engineer to lead the complete physical implementation of high-performance AI accelerator blocks. You will drive floorplanning... ...optimization, partnering with architects, RTL, verification, and software teams to deliver...
- ...OpenAI’s Forward Deployed Engineering team partners with... ...deploy production-grade AI systems across the entire chip design lifecycle: design, verification... ...Engineering team. This is a senior IC role that will begin... ...with microarchitecture, RTL, verification, design methodology...
Nicedesignjobs
San Francisco, CA1 day ago - ...About Flow Flow Engineering is an AI-native requirements platform for modern engineering organizations... ...teams to collaborate with AI agents to design, validate, and evolve complex systems... ...the role Flow is seeking full stack senior software engineers to build AI-powered...SeniorFlexible hours
Flow Engineering, Inc.
San Francisco, CA2 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior RTL Design Engineer — Memory Subsystems for AI. Be the first to apply!
Related searches
- data center design engineer San Francisco, CA
- ic design engineer San Francisco, CA
- chief design engineer San Francisco, CA
- product security engineer San Francisco, CA
- system design engineer San Francisco, CA
- digital design engineer San Francisco, CA
- senior product design engineer San Francisco, CA
- senior manager product engineering San Francisco, CA
- network design engineer San Francisco, CA
- senior design verification engineer San Francisco, CA