Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior RTL Design Engineer (Silicon Engineering)

$63.33 per hour
job summary:
Join an industry-leading Silicon Engineering team focused on building high-performance digital subsystems and cutting-edge hardware architectures. In this role, you will take ownership of complex digital blocks, defining micro-architecture and driving design implementation through final sign-off.

 
location: Telecommute
job type: Contract
salary: $63.33 - 73.33 per hour
work hours: 8am to 4pm
education: Bachelors

responsibilities:

  • Lead micro-architecture definition and detailed RTL design for complex digital hardware blocks.
  • Integrate internal and third-party IP into digital subsystems while ensuring seamless control logic.
  • Perform design sign-off checks, including Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), and synthesis preparation.
  • Partner with Digital Verification (DV) teams to assist in debugging and ensure complete code coverage.
qualifications:
REQUIRED QUALIFICATIONS

Master's Degree (MS) in Electrical Engineering, Computer Science, or a related field.

8+ years of expert experience in SystemVerilog/Verilog RTL design and hardware micro-architecture.

Demonstrated expertise in memory controllers, digital block integration, and design sign-off flows (CDC/RDC).

PREFERRED QUALIFICATIONS

Previous exposure to Die-to-Die (D2D) logic or complex subsystem-level design.

Prior experience collaborating directly with hyper-scaler silicon engineering teams.

Strong communication skills and the ability to work independently in a fast-paced environment.

skills:
linting,micro-architecture,Interconnect,debug issues,Subsystems,Subsystem,SystemVerilog,Verilog,minimal supervision,Collaboration,architecture,IP integration,technical design,functional specifications,functional coverage


Equal Opportunity Employer: Race, Color, Religion, Sex, Sexual Orientation, Gender Identity, National Origin, Age, Genetic Information, Disability, Protected Veteran Status, or any other legally protected group status.

At Randstad, we welcome people of all abilities and want to ensure that our hiring and interview process meets the needs of all applicants. If you require a reasonable accommodation to make your application or interview experience a great one, please contact View email address on randstadusa.com.


Pay offered to a successful candidate will be based on several factors including the candidate's education, work experience, work location, specific job duties, certifications, etc. In addition, Randstad offers a comprehensive benefits package, including: medical, prescription, dental, vision, AD&D, and life insurance offerings, short-term disability, and a 401K plan (all benefits are based on eligibility).


This posting is open for thirty (30) days.

It is unlawful in Massachusetts to require or administer a lie detector test as a condition of employment or continued employment. An employer who violates this law shall be subject to criminal penalties and civil liability.


Qualified applicants in San Francisco with criminal histories will be considered for employment in accordance with the San Francisco Fair Chance Ordinance.


Qualified applicants with arrest or conviction records will be considered for employment in accordance with the Los Angeles County Fair Chance Ordinance for Employers and the California Fair Chance Act.


We will consider for employment all qualified Applicants, including those with criminal histories, in a manner consistent with the requirements of applicable state and local laws, including the City of Los Angeles' Fair Chance Initiative for Hiring Ordinance.

Vacancy posted 22 hours ago
Similar jobs that could be interesting for youBased on the Senior RTL Design Engineer (Silicon Engineering) in San Francisco, CA vacancy
  • $63.33 per hour

    job summary: Join an industry-leading Silicon Engineering team focused on building high-...  ...defining micro-architecture and driving design implementation through final sign-off....  ...micro-architecture definition and detailed RTL design for complex digital hardware blocks... 
    Senior
    Hourly pay
    Contract work
    Temporary work
    Work experience placement
    Local area
    Remote work
    San Francisco, CA
    22 hours ago
  • Efficient Computer in San Francisco, CA is seeking a Senior Design Engineer to design, integrate, and sign off RTL for blocks across the power-efficient SoC, including on-chip interconnects and memory interfaces. You will take blocks from microarchitecture specs through... 
    Senior

    Efficient Computer

    San Francisco, CA
    1 day ago
  • $180k - $245k

     ...generation of computing. We are looking for a Senior Design Engineer to design, integrate, and sign off RTL for blocks across our power-efficient SoC: the compute...  ...Run and debug gate-level simulations. Support silicon bring-up with RTL-level debug during lab... 
    Senior
    Night shift

    Efficient Computer

    San Francisco, CA
    2 days ago
  • Acceler8 Talent is seeking a hands-on Staff, Senior Staff, or Principal RTL Design Engineer for a seed AI hardware startup building a dedicated LLM inference...  ...ASIC experience is preferred, with deep digital-silicon know-how and a proven track record #J-18808-Ljbffr Acceler... 
    Suggested

    Acceler8 Talent

    San Francisco, CA
    1 day ago
  • $190k - $230k

    We are hiring a Senior RTL Design Engineer to own memory subsystems in high-performance AI accelerators. This role will deliver the bandwidth,...  ...teams to close timing and power. Debug across pre- and post-silicon phases; ensure first-pass success. Contribute to other... 
    Senior
    Full time

    IC Resources

    San Francisco, CA
    2 days ago
  • $147.4k - $272.1k

    A leading technology company in San Francisco seeks a software engineer to develop systems for regression testing of silicon designs. The position requires a minimum of a BS degree and 3 years of relevant experience, with strong Python programming skills. Candidates familiar... 
    Senior

    Apple Inc.

    San Francisco, CA
    2 days ago
  • $190k - $230k

    A leading semiconductor company is hiring a Senior RTL Design Engineer to develop memory subsystems in high-performance AI accelerators. The role requires expertise in SystemVerilog, HBM/LPDDR/DDR memory technologies, and timing closure. Ideal candidates will have 8+ years... 
    Senior
    Full time

    IC Resources

    San Francisco, CA
    2 days ago
  • $200k - $300k

     ...About the Role As a founding silicon team member at a well-funded...  ...across architecture, RTL, verification, and tooling while...  ...optimization of the XPU, taking designs from specification to working...  ...on digital design or silicon engineering experience building RTL, FPGA... 
    Senior
    Full time
    Visa sponsorship

    Clera

    San Francisco, CA
    5 days ago
  •  ...Principal Physical Design Engineer We're partnering with a well-funded, early-stage AI hardware...  ...are designed by combining custom silicon with tightly integrated software and systems...  ...signoff, you'll work closely with architects, RTL designers, and software engineers to... 

    Acceler8 Talent

    San Francisco, CA
    4 days ago
  • Acceler8 Talent seeks a Principal Physical Design Engineer to lead the complete physical implementation of...  ...power optimization, partnering with architects, RTL, verification, and software teams to deliver production-ready silicon. Join a well-funded AI hardware startup... 

    Acceler8 Talent

    San Francisco, CA
    4 days ago
  • $177.2k - $329.2k

     ...have adopted GitHub Copilot.LocationsIn this role you can work from San Francisco, California United StatesOverviewWe're hiring a Design Engineer to help shape the next generation of developer tools used by 200+ million developers around the world. Design Engineers live at... 
    Senior
    Ongoing contract
    Work at office
    Remote work

    GitHub

    San Francisco, CA
    5 days ago
  •  ...Hiring: Staff / Principal RTL Design Engineer | LLM Inference ASICs I’m partnering with a seed...  ...team combines Stanford AI research with silicon experience from NVIDIA, Groq and Google...  ...we’re looking for A hands-on Staff, Senior Staff or Principal-level engineer who has... 
    Full time
    Work at office

    Acceler8 Talent

    San Francisco, CA
    2 days ago
  • $138k - $180k

     ...looking for the chance to meaningfully shape the future of cardiac health, our company, and your careerAbout This Role:A Senior Design Quality Engineer is responsible for supporting product development teams at iRhythm. In this role you will provide hands-on technical... 
    Senior
    Full time

    iRhythm Technologies

    San Francisco, CA
    6 days ago
  • $184.7k - $324.8k

     ...Design Verification Engineer At Apple, we work every single day to craft products that enrich people'...  ...us to produce fully functional first silicon for IP designs. The responsibilities include...  ..., debug, coverage, sign-off for RTL freeze and tape-out. In this role,... 
    Work experience placement
    Relocation

    Apple

    San Francisco, CA
    2 days ago
  •  ...organization develops AI-native silicon and system-level solutions...  ...generation of frontier models. By co-designing chips, systems, tools, and...  ...Design Verification (DV) Engineers to ensure functional...  ...working closely with architecture, RTL, software, and systems teams... 

    OpenAI

    San Francisco, CA
    3 days ago
  •  ...Title: Design Verification Engineer - Internal IP Location: Bay Area (hybrid) or Toronto About the...  ...leading-edge AI workloads with custom silicon and software stacks. Role Overview:...  ...physical teams. Collaborate with RTL designers, synthesis and physical teams... 

    Amadeus Search

    San Francisco, CA
    3 days ago
  • OpenAI’s Forward Deployed Engineering team is seeking an experienced Physical Design Engineer for semiconductor deployments. You will serve as the SME for backend implementation workflows, defining feasible paths and advising customers on design trade‑offs. Over time,... 
    Senior

    Nicedesignjobs

    San Francisco, CA
    3 days ago
  •  ...organization develops AI-native silicon and system-level solutions...  ...generation of frontier models. By co-designing chips, systems, tools, and...  ...highly experienced, hands-on RTL engineer with deep packet-networking...  ...-out fabrics. This is a senior engineering role with broad... 
    Night shift

    OpenAI, Inc.

    San Francisco, CA
    5 days ago
  • Digital ASIC / FPGA Design EngineerResponsibilities:Implementation of entire design flow from RTL to GDS Perform verification planning and firmware based verification Validation and Scan test vectors and BIST implementation Logic synthesis, simulation setup and debugging... 
    Senior

    MoTek Technologies

    Oakland, CA
    6 days ago
  •  ...startup in cutting-edge AI hardware in San Francisco is seeking a Design Engineer to define and build RL environments and contribute to hardware...  ...automation. The candidate should have 4-10+ years of RTL experience and strong debugging and scripting skills. This is... 
    Full time

    80Twenty

    San Francisco, CA
    1 day ago
  • Clipboard is seeking a Senior Design Engineer to build and scale a design system that serves multiple product surfaces across mobile and web. You will own architecture from Figma to production, creating reusable components and patterns while ensuring accessibility and... 
    Senior

    Clipboard

    San Francisco, CA
    2 days ago
  • $137.1k - $188.3k

     ...entertainment innovation and help us design the future. At Dolby, science...  ....OverviewJoin Dolby's Cinema Engineering team and help shape the future...  ...cinematic entertainment. As a Senior FPGA Engineer, you'll design...  ..., implement, and verify RTL solutions using VHDL, Verilog,... 
    Senior
    Full time
    Local area
    Worldwide
    Flexible hours

    Dolby

    San Francisco, CA
    2 days ago
  • $153.9k - $285.9k

    GitHub, Inc. is seeking a Design Engineer III in San Francisco, California to shape the future of developer tools. This role combines design and engineering expertise, focusing on quality front-end experiences and collaboration across teams. The ideal candidate will have... 
    Senior

    GitHub, Inc.

    San Francisco, CA
    2 days ago
  • Apple Inc. in the San Francisco Bay Area is seeking a Silicon Photonics & Optical Packaging Engineer to lead the development of Si photonics engine...  ...assembly baseline processes, establish optical coupling designs, and drive packaging that optimizes performance, reliability... 
    Senior

    Apple Inc.

    San Francisco, CA
    1 day ago
  • The Front End Design Engineer on MeshMesh bridges design and engineering, crafting polished, intuitive interfaces that make a complex networking platform simple for customers to use. Responsibilities Build responsive, accessible, and performant user interfaces. Partner... 
    Senior

    Leadout Capital

    San Francisco, CA
    2 days ago
  • $150.4k - $277.6k

     ...opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare...  ...phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include... 
    Relocation

    Apple Inc.

    San Francisco, CA
    2 days ago
  • $175k - $240k

    Astranis is seeking a Senior FPGA Engineer to own the architecture, design, verification, and test of RTL for space-qualified FPGAs, collaborating with software, DSP and hardware teams. You will design RTL for high-performance systems, work with multiple FPGAs, interface... 
    Senior

    Astranis

    San Francisco, CA
    3 days ago
  •  ...About the job Lead ASIC RTL Design Engineer Lead ASIC RTL Design Engineer - Remote (U.S.)...  ...client, a leader in AI Compute is seeking a senior-level ASIC design engineer to drive the development of high-performance silicon components used in advanced compute... 
    Remote work
    Visa sponsorship

    4 Staffing Corp

    San Francisco, CA
    1 day ago
  • $160.2k - $425k

     ...GitHub Copilot.LocationsIn this role you can work from San Francisco, California United StatesOverviewWe’re looking for a Senior Design Engineering leader to redefine the future of design in an agent-native world.This leader will define the technical and organizational... 
    Senior
    Ongoing contract
    Remote work

    GitHub

    San Francisco, CA
    5 days ago
  •  ...OpenAI’s Forward Deployed Engineering team partners with leading semiconductor...  ...across the entire chip design lifecycle: design, verification...  ...Deployed Engineering team. This is a senior IC role that will begin with a...  ...with microarchitecture, RTL, verification, design... 

    Nicedesignjobs

    San Francisco, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior RTL Design Engineer (Silicon Engineering). Be the first to apply!