Senior ASIC Failure Analysis Engineer — Hybrid
Jobleads-US
Cisco Systems, Inc. in San Jose, CA is seeking a Failure Analysis Engineer to join the Quality and Reliability group. You will perform failure analysis on ASIC products, requiring problem solving and strong technical FA background.
Hybrid work with 3+ days in the office and close collaboration across multiple engineering teams is expected. The role demands expertise in FA techniques and capability to interpret results, guiding corrective actions and documenting findings for leadership and
#J-18808-Ljbffr Jobleads-USVacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Failure Analysis Engineer — Hybrid in San Jose, CA vacancy
$167.7k - $245.2k
...to close on: 11/05/2026 This is an hybrid position with approximately 3+ days in... ...United States. Meet the Team As a Failure Analysis Engineer, you will be part of the Quality and... ...group, performing failure analysis of ASIC products. Should have a passion for problem...SuggestedFull timeTemporary workWork at officeLocal areaFlexible hoursCisco
San Jose, CA2 days ago- ...Cisco Systems, Inc in San Jose is seeking a Failure Analysis Engineer to join the Quality and Reliability group, performing advanced FA of ASIC products and driving root cause analysis. You will collaborate with product test, design, and foundry teams, develop FA processes...Suggested
Cisco Systems, Inc
San Jose, CA2 days ago $167.7k - $245.2k
...expected to close on: 11/12/2026This is a hybrid role with three days per week at Cisco’s... ...QualificationsBachelor’s in Electrical Engineering or equivalent with at least 7+ years (or... ...architectures (SRAM, DRAM, etc.) and failure modes.Experience with TCL, Python or Perl...SeniorFull timeTemporary workLocal areaFlexible hours3 days per weekCISCO Systems
San Jose, CA3 days ago$136k - $218.5k
...the world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems that qualify... ....Root-cause complex failures across development, verification... ...environments.Strong root-cause analysis skills, especially for intermittent...SeniorFull timeNvidia
Santa Clara, CA5 days ago- ...flexibility through our Hybrid Work Model.Job... ...Firmware and Software Engineers to ensure seamless integration... ...and hands-on Senior Hardware Engineer to play... ...structured root-cause analysis and resolution.SCOPEGlobal... ...characterization, and failure analysis using industry...SeniorFull timeContract workFor subcontractorLocal areaRemote work
Brambles
Santa Clara, CA4 days ago $200k - $300k
...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric... ...verification flow, from spec to coverage analysis to gate level sim Debugging failures in simulation to root cause problems Self-...SeniorFlexible hoursEthernovia
San Jose, CA1 day ago$136k - $218.5k
...lasting impact on the world.We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to... ...inventiveness and intelligence.What you'll be doing:Drive Timing Analysis and Closure: Lead the timing analysis and closure processes...SeniorFull timeNvidia
Santa Clara, CA4 days ago$144k - $230k
...best work. Come join the team and see how you can make a lasting impact on the world.We are seeking a highly skilled Senior Failure Analysis (FA) Engineer to drive die-level logic fault localization for our advanced semiconductor devices. You will work closely with our...SeniorFull timeNvidia
Santa Clara, CA5 days ago$144k - $230k
NVIDIA is the pioneer of GPU-accelerated computing and the engine powering the global AI revolution. We build the full-stack AI infrastructure... ..., robotics, and advanced scientific simulation. Physical Failure Analysis team is relentlessly committed to quality, pushing the...SeniorFull timeNvidia
Santa Clara, CA4 days ago- ...Cisco Systems, Inc. is seeking an experienced engineer to lead test planning and design-for-test development for advanced silicon platforms... ...die, with a focus on efficient debugging and cross‑functional collaboration in a hybrid work setting. #J-18808-Ljbffr Jobleads-USSenior
- Palo Alto Networks, Inc. is seeking a Senior/Lead ASIC Emulation Engineer to drive emulation architecture, verify complex SoCs, and bridge hardware design with software bring-up. You will collaborate with Design, Verification, and Software teams, build scalable emulation...Senior
- SiFive is seeking a senior power analysis engineer to develop and deploy methodologies for measuring and analyzing IP power consumption. You will correlate... ...in power benchmarking and modeling, plus experience in ASIC power analysis and HW/SW development. Strong problem-...Senior
- ...Hewlett Packard Enterprise invites a Senior ASIC Verification Engineer to join our dynamic team in Sunnyvale, CA on a hybrid schedule requiring ~2 days in office weekly. You will design, verify and validate VLSI blocks, build test benches in SystemVerilog/UVM, and collaborate...SeniorWork at office
Hewlett Packard Enterprise Company
Sunnyvale, CA4 days ago - Hewlett Packard Enterprise Development LP is seeking a Senior ASIC Verification Engineer to lead VLSI verification efforts in a hybrid work model. You’ll design, validate and optimize complex ASIC blocks, mentor engineers, and collaborate with SW and logic teams to ensure...Senior
$167.7k - $245.2k
...application window is expected to close on: 11/12/2026 This is a hybrid role with three days per week at Cisco's San Jose or Austin... ...efficiently. Minimum Qualifications Bachelor's in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+...SeniorFull timeTemporary workLocal areaFlexible hours3 days per week- Hewlett Packard Enterprise is seeking a Senior ASIC Verification Engineer to shape verification strategy for complex VLSI blocks in a hybrid work setting in California. The role leads teams, designs testbenches, and collaborates with SW and design peers to ensure robust...Senior
- ...About the job Senior ASIC Verification Engineer (AI Hardware) Senior ASIC Verification Engineer (AI Hardware) - Remote (U.S.) - No Visa... ...Siemens EDA) ~ Solid debugging skills, including waveform analysis and scripting (Python, Tcl, or similar) ~ Exposure to...SeniorRemote workVisa sponsorship
4 Staffing Corp
San Jose, CA5 days ago $158.5k - $321k
...Senior ASIC Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Who... ...for doing formal verification, code coverage analysis, gate sims, and more. ~ You will also get...SeniorWork experience placementWork at officeLocal areaImmediate start2 days per weekHewlett Packard Enterprise
Sunnyvale, CA1 day ago$136k - $218.5k
...a critical path that timing analysis missed, you find out why, and... .... They use your numbers. The engineers who do this well are rare. They... ...act on with confidence.Trace failures to their source, whether a... ...tradeoffs across architecture, VLSI, ASIC, firmware, and product teams....SeniorFull timeNvidia
Santa Clara, CA2 days ago$159k - $239k
...Category Engineering Hire Type Employee Job ID 186... ...design, IP, simulation and analysis solutions, and design... ...and debugging failures that made no sense until... ...8+ years of hands-on ASIC verification experience... ...comfortable being the senior technical voice in a room...SeniorRemote workSynopsys Inc
Sunnyvale, CAa month ago$124.93k - $171.77k
...billion devices shipped, SiTime is changing the timing industry. For more information, visit: .Job SummaryWe are hiring a Senior Failure Analysis Engineer to join a highly collaborative engineering team focused on solving complex semiconductor IC failures. This role is...SeniorSiTime
Santa Clara, CA2 days ago- ...data centers enhanced performance, efficiency, and scalability. Position Summary We are seeking a hands-on Senior Packaging Failure Analysis Engineer to lead root-cause investigation of complex failures across our silicon photonics, MEMS, optical packaging, and electronic...SeniorShift work
nEye.ai
Santa Clara, CAa month ago $155k - $222.6k
...building complex and high-performance Silicon ASICs. Our silicon devices drive the world’s... ...a qualified Signal and Power Integrity Engineer to help us develop our next generation ASIC... ...parameters, and impedance network analysis, applied to 56G PAM4 SerDes architectures...Full timeTemporary workWork experience placementWork at officeLocal areaFlexible hoursCISCO Systems
San Jose, CA2 days ago- ...want to talk to you. What you'll do As a founding Senior ASIC Design Verification Engineer, you will own verification of the AI Persimmons... ...generation, stimulus creation, regression triage, log analysis, and coverage closure. Run efficient, automated regressions...SeniorFlexible hours
Persimmons
San Jose, CA2 days ago $167.7k - $245.2k
...data-driven Go/No-Go criteria.Analyze model degradation, system failures, and test instability to drive root-cause analysis and improve the reliability and resilience of our AI platform. Partner with Engineering, Product, UX, DevOps, Documentation, and Customer Engineering...SeniorFull timeTemporary workLocal areaFlexible hoursCISCO Systems
Milpitas, CA5 days ago$46.3 per hour
...The Fountain Group. We are a national staffing firm and are currently seeking an Sr. Failure Analysis Engineer for a prominent client of ours. This position is located in Santa Clara, CA. Details for the position are as follows: Job Description: ~ Pay:...SeniorMonday to FridayShift workDay shiftThe Fountain Group
Santa Clara, CA2 days ago$184k - $287.5k
NVIDIA is now looking for a Senior Memory System Engineer to join our ASIC Memory Subsystem team! As a Senior Systems... ...evaluation / validation and failure issues on memory technology.Collaborate... ...development and memory workload analysis.Strong user documentation and interpersonal...SeniorFull timeNvidia
Santa Clara, CA5 days ago$168k - $264.5k
...development, driving tradeoff analysis, system integration, and POR... .... Partner with architecture, ASIC, board/platform, software/firmware... ...tradeoffs into clear engineering decisions. AI-assisted engineering... ...want to hear from you! #LI-Hybrid Your base salary will be determined...SeniorFull timeNvidia
Santa Clara, CA4 days ago$250.6k - $362.6k
...expected to close on: 10/30/2026This role is hybrid in San Jose, California. Meet The TeamThe Cisco Hardware Engineering Team develops and works with Next Generation... .... Manage board bring-up and debug processes.Failure Analysis: Drive failure analysis activities and...Full timeTemporary workFor subcontractorLocal areaFlexible hoursCISCO Systems
San Jose, CA1 day ago- ...Lead design reviews, risk reviews, failure analysis, root cause analysis, corrective actions... ...across programs. Mentor senior and mid-level engineers; establish hardware design best practices... ...low-loss laminate families, hybrid stackups, prepreg/core choices, resin...SeniorWork at officeImmediate start
II-VI Aerospace & Defense
Santa Clara, CA2 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC Failure Analysis Engineer — Hybrid. Be the first to apply!
Related searches
- senior business development San Jose, CA
- american senior communities San Jose, CA
- senior devops engineer remote San Jose, CA
- senior information technology project manager San Jose, CA
- senior vmware engineer San Jose, CA
- sr electrical engineer San Jose, CA
- sr marketing manager San Jose, CA
- senior dynamics crm developer San Jose, CA
- senior development executive San Jose, CA
- senior cost engineer San Jose, CA