Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging

$153.6k - $215k

Amazon Inc.

Annapurna Labs (our organization within AWS) designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world.

We are seeking a Package Layout Design Engineer to join our hardware team and contribute to the physical design of advanced IC packages for next-generation machine learning and data center ASICs.

In this role, you will execute package layout tasks from floor planning through tape out and manufacturing release, working closely with senior engineers, SI/PI, thermal, and manufacturing teams to deliver production-ready designs that meet performance, density, and reliability targets.

Key job responsibilities

  • Execute package layout tasks across the design cycle: die floor planning, bump/pad assignment, RDL routing, substrate design, verification, and tape out release.
  • Implement physical designs for advanced packaging architectures including 2.5D interposer, 3D-IC, fan-out wafer-level packaging, and silicon bridge technologies (e.g., CoWoS, EMIB, or similar).
  • Support package floorplan development considering die placement, bump maps, power/ground distribution, signal escape routing, and decoupling capacitor placement.
  • Perform RDL and substrate routing for high-density interconnects including microbumps, C4 bumps, TSVs, microvias, and PTH vias across multi-layer organic substrates or silicon interposers.
  • Support die-level RDL routing and bump planning in coordination with ASIC physical design teams to help co-optimize the die-package interface.
  • Contribute to cross-level layout co-optimization across die RDL, interposer/substrate, and PCB levels under guidance from senior engineers.
  • Assist in maintaining package stack-up definitions in collaboration with SI/PI and materials engineering teams.
  • Run physical verification checks (DRC, connectivity, shorts/opens) and support design closure.
  • Follow and help refine package design rules and guidelines, working with OSAT partners and foundries to ensure DFM compliance.
  • Collaborate with SI/PI engineers to incorporate electrical constraints into the physical layout — impedance-controlled routing, power plane optimization, and critical net shielding.

Basic Qualifications

  • Bachelor's degree in Electrical Engineering or a related field
  • Experience identifying bugs in architecture, algorithms, functionality, and performance with strong overall debugging skills
  • Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing
  • 5+ years of experience in IC package layout and physical design
  • Experience executing package designs from concept through tape out for multi-layer organic substrates or silicon interposers
  • Hands-on experience with package layout tools such as Cadence APD/SiP, Synopsys IC Packaging, Mentor Xpedition, or equivalent
  • Understanding of advanced packaging technologies: 2.5D/3D-IC, fan-out WLP, RDL, TSV, microbump, or silicon bridge interconnects
  • Working knowledge of package design rules, DFM constraints, and physical verification methodologies (DRC, connectivity checks)
  • Experience with bump map and ball map definition, escape routing strategies, and power/ground plane design
  • Good communication skills with the ability to work effectively across design, SI/PI, and manufacturing teams

Preferred Qualifications

  • Master's degree in Electrical or Communications Engineering or a related field
  • Experience with formal verification techniques including abstraction and end-to-end checking
  • Experience with ARM and various DSP ISAs
  • Experience with current and upcoming RF standards in cellular (4G/5G NR), WiMAX, 802.11ad, microwave backhaul, or related broadband wireless standards
  • Experience with industry standard tools and scripting languages (Python or Perl) for automation
  • MS with 3+ years in IC package layout and physical design
  • Familiarity with substrate and interposer manufacturing processes, material properties, and their impact on design decisions
  • Exposure to chiplet-based or heterogeneous integration packaging architectures
  • Familiarity with package-level SI/PI concepts (impedance control, PDN layout, crosstalk-aware routing) sufficient to collaborate with SI/PI engineers
  • Experience developing automation scripts (Python, TCL, Skill, Ravel) for layout tasks or design rule checks
  • Exposure to working with OSAT partners on NPI builds or yield improvement efforts
  • Familiarity with high-bandwidth memory (HBM) integration in advanced packaging contexts

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position. These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company’s reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at .

Preferred Qualifications

  • Master's degree in Electrical or Communications Engineering or a related field
  • Experience with formal verification techniques including abstraction and end-to-end checking
  • Experience with ARM and various DSP ISAs
  • Experience with current and upcoming RF standards in cellular (4G/5G NR), WiMAX, 802.11ad, microwave backhaul, or related broadband wireless standards
  • Experience with industry standard tools and scripting languages (Python or Perl) for automation
  • MS with 3+ years in IC package layout and physical design
  • Familiarity with substrate and interposer manufacturing processes, material properties, and their impact on design decisions
  • Exposure to chiplet-based or heterogeneous integration packaging architectures
  • Familiarity with package-level SI/PI concepts (impedance control, PDN layout, crosstalk-aware routing) sufficient to collaborate with SI/PI engineers
  • Experience developing automation scripts (Python, TCL, Skill, Ravel) for layout tasks or design rule checks
  • Exposure to working with OSAT partners on NPI builds or yield improvement efforts
  • Familiarity with high-bandwidth memory (HBM) integration in advanced packaging contexts

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position. These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company’s reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at .

USA, AZ, Tempe - 153,600.00 - 215,000.00 USD annually

USA, CA, Cupertino - 176,600.00 - 247,300.00 USD annually

USA, TX, Austin - 153,600.00 - 215,000.00 USD annually

Posted: October 22, 2026 (Updated 7 days ago)

Posted: October 20, 2026 (Updated 9 days ago)

Posted: July 5, 2026 (Updated 13 days ago)

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability or other legally protected status.

#J-18808-Ljbffr

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging in Cupertino, CA vacancy
  • $176.6k - $247.3k

     ...Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging Annapurna Labs (our organization within Amazon) designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable... 
    Suggested
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • $2,000 per month

     ...frontier intelligence. We co-design chips, racks, software...  ...staffed by leading engineers, Etched is redefining...  ...As a Substrate IC Package Layout Design Engineer you will...  ...work closely with silicon, signal integrity, power...  ...layouts for high-power AI processors and accelerators... 
    Suggested
    Work at office
    Relocation package

    ETCHED LLC

    San Jose, CA
    2 days ago
  • $163k - $236k

     ...degree in Mechanical Engineering, Material Engineering...  ...of experience in chip package substrate design using Cadence APD or...  ...chip package substrate layout, design verification,...  ..., developing custom silicon solutions that power...  ...Ownership) and power. The AI and Infrastructure... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  •  ...a highly capable Customer Package Design Integration Engineer (2.5D / 3D Packaging) to ensure...  ...tools, including AI/ML-driven DSE (Design space...  ...integrity challenges Package layout and routing issues ADK usage...  ...networking systems Experience in silicon bring-up, validation, or... 
    Suggested
    Full time

    Rapidus Corporation US

    Santa Clara, CA
    4 days ago
  • $193.3k - $261.5k

     ...Sr. Post-Silicon Systems Software Validation Engineer, Annapurna Labs Annapurna Labs, an AWS organization...  ...engineering, hardware design, verification, software...  ...partnerships to dominate in AI training and inference....  ...below. Your Amazon package will include sign-on... 
    Suggested
    Internship
    Local area
    Flexible hours

    Amazon Web Services, Inc.

    Cupertino, CA
    3 days ago
  • $213k - $287.5k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers...  ...for an ASIC Physical Design Engineer to help us trail-blaze new...  ...Rule Checking), LVS (Layout vs. Schematic), PERC (Programmable...  ...listed below. Your Amazon package will include sign-on... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    3 days ago
  • $213k - $287.5k

    Annapurna Labs (our organization within AWS Utility Computing) designs silicon and software that accelerates innovation...  ...Integration and Verification Engineer to join our backend...  ...Checking), LVS (Layout vs. Schematic), PERC...  ...below. Your Amazon package will include sign-on... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    3 days ago
  • $171k - $272k

     ...We are seeking an IC Package Design Engineer to join our ASIC team....  ...will lead the physical layout, modeling, and analysis...  ..., EMIB, FOWLP). Silicon, Package & Board Co-Design...  ...Support: Assist in lab bring-up, debugging, and...  ...design efficiency. AI/ML Innovation: Explore... 
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work

    Rivian Automotive

    Palo Alto, CA
    3 days ago
  • $136k - $218.5k

    ## Package Design Methodology EngineerApplylocations: US, CA, Santa Clara...  ...into the unlimited potential of AI to define the next era of...  ...world.NVIDIA's Advanced Package Engineering team sits at the intersection...  ...physical reality of getting silicon to product — and we're... 

    NVIDIA Corporation

    Santa Clara, CA
    12 hours ago
  • $90 per hour

     ...air servicing and AI-backed applications...  ...Digital, Maverick Silicon, Socratic Partners...  ...for talented engineers and leaders who have...  ...drive cutting edge designs from concept to silicon...  .... Principal IC Package Design Engineer...  ...to detailed layout, signal/power integrity... 
    Flexible hours

    Ethernovia, Inc.

    San Jose, CA
    3 days ago
  • $180k - $240k

     ...About us nEye.ai, a well-funded optical switch...  .... nEye’s MEMS-based silicon photonics optical...  ..., compact chip-scale design, offering hyperscale...  ...are seeking a Systems Packaging & Assembly Engineer to lead the development...  ...with substrate layout tools and packaging design... 
    Contract work

    nEye Systems, Inc.

    Santa Clara, CA
    12 hours ago
  •  ...performance computing, cloud, and AI. Whether you’re designing next-gen processors,...  ..., working across silicon, firmware, and software to...  ...experienced and self-motivated package design engineer. As a key member of the...  .... Collaborate with PCB Layout Engineers to optimize the... 

    AMD

    San Jose, CA
    4 days ago
  •  ...Eridu is a Silicon Valley-based hardware startup pioneering...  ...that accelerate AI data centers to...  ...innovations across silicon, packaging, software, and systems...  ...and has a world‑class engineering team with decades of experience...  ...experienced Substrate Layout Design Engineer to own the... 
    Contract work
    Local area

    Eridu AI

    Saratoga, CA
    1 hour ago
  • $183k - $247.6k

     ...are used to power today’s AI workloads in datacenters all...  ...teams to drive improvements in silicon yield & performance - it’s...  ...We are seeking experienced Design Verification Engineers to build the next...  ...listed below. Your Amazon package will include sign-on payments... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    12 hours ago
  • $141.15k - $211.4k

     ...enterprise, cloud and AI, and carrier architectures...  ...’s central advanced packaging organization plays a critical...  ...architecture, package design, and electrical...  ...ExpectMarvell's Central Engineering team is seeking a highly...  ...package technologies, drive layout implementation, and... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  • $186.9k - $267.7k

     ...Meet the Team Cisco Silicon One (#CiscoSiliconOne)...  ...aspects of advanced IC package design and heterogeneous system...  ...will lead and mentor engineers and develop future package...  ...closely with layout, SI/PI, silicon architecture...  ...organizations in the AI era – and beyond. We've... 
    Full time
    Temporary work
    For contractors
    Work experience placement
    Work at office
    Local area
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    12 hours ago
  • $277.4k - $350k

     ...platform, and our Custom Silicon organization within Annapurna Labs is revolutionizing how we...  ...Trainium systems - custom designed machine learning data...  ...Principal Design Verification Engineer to join our newly formed...  ...below. Your Amazon package will include sign-on payments... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • $148k - $235.75k

     ...looking for a Senior Photonic Layout Design Engineer – someone who is excited to...  ...high-speed mixed-signal & Silicon Photonic Designs! NVIDIA has...  ...deep learning ignited modern AI — the next era of computing....  ...multidisciplinary team of photonics, CMOS, packaging, and systems engineers to... 

    NVIDIA Corporation

    Santa Clara, CA
    58 minutes ago
  • $143.8k - $230k

     ...Broadcom is seeking an experienced IC package-design engineer for complex flip-chip-BGA packages for...  ...for ASICs for artificial intelligence (AI), networking, high-performance computing...  ...documentation, etc. Physical design (layout) is a foundational responsibility in this... 
    Work experience placement
    Work at office
    Local area
    Worldwide

    Broadcom Inc.

    San Jose, CA
    59 minutes ago
  • $200k - $260k

     ...Piper Companies is looking for a Package Layout Design Engineer to join a cutting-edge start up onsite Monday through Friday near San Jose, CA. The ideal Package Layout Design Engineer will lead the physical layout of advanced multi-die substrates that integrate multiple... 
    Monday to Friday

    Piper Companies

    San Jose, CA
    2 days ago
  • $200k - $240k

     ...Job Description Principal Package Design Engineer Location: Hybrid at main Renesas Electronics America...  ...package compatibility and performance. Layout & Stack-Up: Oversee package layout reviews...  ...system integration as they apply to AI infrastructure and data center power management... 

    Renesas

    San Jose, CA
    12 hours ago
  • $116k - $189.75k

     ...deep learning ignited modern AI — the next era of computing....  ...today! Working at the Silicon Co-design Engineering Team at NVIDIA, you will be...  ...should be comfortable in a lab environment and should demonstrate...  ...and a generous benefits package, NVIDIA is widely considered... 

    NVIDIA Corporation

    Santa Clara, CA
    2 days ago
  • $135k - $175k

     ...robots powering the physical AI era. It's how we're delivering...  ...re looking for a hands-on PCB layout engineer to lead the end-to-end physical...  ...partners, have real say in our design rules, libraries, vendors and...  ...Priorities shift as products move from lab to field, so we value people... 
    Work at office
    Flexible hours
    Shift work

    Eridan

    Sunnyvale, CA
    54 minutes ago
  • $200k - $322k

     ...tapping into the unlimited potential of AI to define the next era of computing...  ...Doing:Working closely with product design engineers, you'll perform PCB layout of high speed/high-density value...  ...and a comprehensive benefits package. As you plan your future, see what... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...nEye.ai seeks a Systems Packaging & Assembly Engineer to lead packaging and assembly development for MEMS-based silicon photonics switching platform. You will bridge R&D and manufacturing, defining substrates and integration methods for high-volume production. The... 

    nEye Systems, Inc.

    Santa Clara, CA
    2 days ago
  • $163.5k - $246.2k

     ...Manufacturing Processes for consumer packaging parts and assemblies of our...  ...of fiber-based designs, lowering Apple’s environmental...  ...to process selection, factory layout, tooling and fixture design,...  ...Product Design and Materials Engineering to leverage manufacturing capabilities... 
    Work experience placement
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  •  ...Broadcom is seeking an experienced IC package-design engineer to develop complex flip-chip-BGA packages for high-performance ASICs, focusing...  ...automation, and documentation. Perform physical design (layout) as a foundational responsibility. Qualifications: BSEE... 
    Worldwide

    Anysilicon

    San Jose, CA
    1 day ago
  •  ...learning machines. We lead in chip design, verification, and IP...  ...the creation of high-performance silicon chips and software content. Join...  ...You are a seasoned hardware engineering professional with a passion for advanced silicon package design and a proven track record... 

    Synopsys, Inc.

    Sunnyvale, CA
    4 days ago
  • $150.4k - $277.6k

     ...CupertinoPosted: 2026-08-04SummaryApple's Silicon Security team is looking for a driven ASIC Design Engineer to build the secure subsystems...  ..., and Synthesis.• Leveraging AI-assisted tools to enhance design...  ...part of our total compensation package and is determined within a range... 
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  •  ...Rivian Automotive is seeking an IC Package Design Engineer to lead physical layout, modeling, and analysis of advanced semiconductor packaging solutions...  ...packaging methods (FCBGA, SiP, 2.5D/3D), co-design with silicon and board teams, and ensuring DFM/DFT #J-18808-... 

    Rivian Automotive

    Palo Alto, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging. Be the first to apply!