Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Package Design Methodology Engineer

$136k - $218.5k

NVIDIA

## Package Design Methodology EngineerApplylocations: US, CA, Santa Clara: US, TX, Austin: US, CA, Remotetime type: Full timeposted on: Posted Yesterdayjob requisition id: JR2021653NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.NVIDIA's Advanced Package Engineering team sits at the intersection of cutting-edge chip design and the physical reality of getting silicon to product — and we're expanding it. As AI systems grow more complex, NVIDIA's multi-die packages have become some of the most challenging engineered products, connecting dozens of chiplets across substrates, interposers, and heterogeneous interfaces. The engineers who build the automation infrastructure for these packages don't just write software — they directly determine whether NVIDIA can tape out on schedule and at scale. This role is a rare opportunity to craft production-grade EDA tooling that operates at the bleeding edge of packaging technology, where no commercial solution exists yet and the problems you solve become the new industry baseline. If you want develop design flows for NVIDIA's next-generation AI and HPC platform packages, this is that job.**What you'll be doing:*** Work with world-class engineers to design and implement VLSI tools for silicon and substrate design.* Develop applications to enable project engineers with an emphasis on maintainability and ease of use.* Develop flows/tools and methodologies to construct, analyze, and validate package designs at many different stages in the production flow.* Optimize the daily workflows of the world's top package designers.**What we need to see:*** BS in Computer Science, Electrical Engineering, or a related field (or equivalent experience), and 5+ years of flow and methodology development experience building flows for package design used by engineering teams at scale.* Good programming fundamentals in Python and/or C++, including proficiency with data structures, algorithms, object-oriented design, and code quality practices.* Demonstrated experience applying AI/ML techniques in engineering workflows — this could include using LLMs for code generation and debugging, building ML-assisted design analysis tools, or integrating AI-assisted flows into EDA environments.* Strong understanding of electrical engineering fundamentals relevant to VLSI package design (signal integrity, power delivery, parasitic extraction, or equivalent).**Ways to stand out from the crowd:*** Good understanding of VLSI package design along with interposer and IC physical design.* Strong expertise in developing package design flows and methodologies.NVIDIA is widely considered to be the leader of AI computing, and one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you.Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until July 31, 2026.This posting is for an existing vacancy.NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. #J-18808-Ljbffr

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Package Design Methodology Engineer in Santa Clara, CA vacancy
  • $136k - $218.5k

     ...lasting impact on the world.NVIDIA's Advanced Package Engineering team sits at the intersection of cutting-edge chip design and the physical reality of getting silicon...  ...and ease of use.Develop flows/tools and methodologies to construct, analyze, and validate package... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $143.8k - $230k

     ...Timing Sign-Off group in Central Engineering is looking for an energetic...  ...advanced timing sign-off methodologies to Broadcom’s chip teams...  ...modeling for SOC and 3D/2.5D IC design. This includes complex...  ...and comprehensive benefits package: Medical, dental and vision... 
    Suggested
    Full time
    Local area

    Broadcom

    San Jose, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a Senior CPU Design Methodology Engineer!The complexity of chip development has greatly increased over the years. We are...  ...interact directly with unit-level ASIC, Physical Design, CAD, Package Design, Software, DFT and other teams.What you'll be doing... 
    Suggested
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $100k

     ...of all seniorities.Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives the implementation methodology, automation...  ....Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.... 
    Suggested
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $2,000 per month

     ...frontier intelligence. We co-design chips, racks, software, and manufacturing...  ...and staffed by leading engineers, Etched is redefining the...  .... As a Physical Design Methodology Engineer, you will architect...  ...Medical, dental, and vision packages with generous premium coverage... 
    Suggested
    Work at office
    Relocation package

    The Consensus

    San Jose, CA
    1 day ago
  • $155k - $222.6k

     ...full product development—from design to qualification to...  ...development of complex ASIC package designs from early planning...  ...within a highly collaborative engineering environment.Responsibilities...  ...and improving package design methodologies, flows, and best practices.•... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  •  ...learning machines. We lead in chip design, verification, and IP...  ...: You are a seasoned hardware engineering professional with a passion for advanced silicon package design and a proven track record...  ...innovation in advanced packaging methodologies. The Impact You Will Have:... 

    Synopsys Inc

    Sunnyvale, CA
    1 hour ago
  • We are seeking a highly capable Customer Package Design Integration Engineer (2.5D / 3D Packaging) to ensure the successful execution of customer...  ...drive improvements in: ADK quality and usability Design methodologies and flows Documentation and training materials... 
    Full time

    Rapidus Corporation US

    Santa Clara, CA
    2 days ago
  • $154k - $252.8k

    ## Package Design Engineer - StaffSanta Clara, California, United States of AmericaApply NowFind out how well you match with this jobJob ID3...  ...package design is optimized with SI/PI requirements.* Drive methodology, innovations, and efficiency improvements in package... 
    Work from home

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...join the team and see how you can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of NVIDIA's products - Datacenter AI, HPC, Networking,... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    13 hours ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...Computing Group is seeking an experienced and self-motivated package design engineer. As a key member of the Package group, you will work across... 

    AMD

    San Jose, CA
    13 hours ago
  • $184.7k - $324.8k

     ...philosophy extends beyond the product to its packaging, where every detail is thoughtfully...  ...diverse group of people responsible for the design and execution of structural packaging...  ...degree with an emphasis in Mechanical Engineering, Packaging Science or related industry... 
    Relocation

    Apple Inc.

    Cupertino, CA
    1 day ago
  • $200k - $260k

     ...Piper Companies is looking for a IC Package Design Engineer to join a cutting-edge start up onsite Monday through Friday near San Jose, CA. The ideal IC Package Design Engineer will lead the physical layout of advanced multi-die substrates that integrate multiple chiplets... 
    Monday to Friday

    Piper Companies

    San Jose, CA
    3 days ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...history. Job Summary As a Substrate IC Package Layout Design Engineer you will be responsible... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    1 day ago
  • $230k - $290k

     ...responsible for driving execution of packaging development, new product introduction and assembly engineering continuous improvement. This...  ...partner closely with Package Design and Development Engineering...  ...structured problem-solving methodologies. ~ Exceptional program... 
    Temporary work
    Relocation
    Flexible hours

    Renesas Electronics Corporation

    San Jose, CA
    1 day ago
  •  ...procurement, transport logistics, data center design and construction, equipment management, and daily...  ...seeking a highly specialized Senior Design Engineer with deep expertise in EDA tool capabilities and design methodologies to join our ASIC development team. In this role... 
    Local area

    Bitdeer Group

    San Jose, CA
    1 day ago
  • $90 per hour

     ...world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive cutting edge designs from concept to silicon to the future of mobility. Principal IC Package Design Engineer Summary: We are seeking a visionary... 
    Flexible hours

    Ethernovia, Inc.

    San Jose, CA
    3 days ago
  • $136k - $218.5k

     ...boundary where architecture, design, firmware, and silicon meet reality...  ...are looking for a hardware engineer who builds the methods, test...  ..., characterization methodologies, and bring-up playbooks that...  ...salaries and a generous benefits package, we are widely considered to... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $200k - $240k

     ...Principal Package Design Engineer Job Description Principal Package Design Engineer Location: Hybrid at main Renesas Electronics America locations (San Jose, CA / Austin, TX) Department: Semiconductor Power Product Group Reports To: Senior Principal, Device... 
    Remote work

    Renesas

    San Jose, CA
    3 days ago
  • $141.15k - $211.4k

     ...this ecosystem, Marvell’s central advanced packaging organization plays a critical role in...  ...deep expertise in architecture, package design, and electrical performance, including SI...  ....What You Can ExpectMarvell's Central Engineering team is seeking a highly motivated High-... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...intelligence. Make the choice to join us today.Design-for-X Engineering at NVIDIA works on groundbreaking...  ...DFT Power, Thermal & Voltage Noise Methodology areas.This will include working on...  ...and a comprehensive benefits package. We have some of the most forward-thinking... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $163k - $236k

     ...Computing (HPC) utilizing 2.5D/3D package technologies to define...  ...IO PHY, SI/PI, and physical design.Own post-silicon validation...  ...and SI/PI, while developing methodologies to improve simulation accuracy...  ...'s degree in Electrical Engineering, Computer Engineering, Computer... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  •  ...Physical Design Methodology CAD Engineer Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation,... 

    Apple Inc.

    Santa Clara, CA
    1 day ago
  • $141.91k - $269.1k

     ...media, and display, to ensure design will meet specification...  ...verification infrastructure and methodology.Participates in the...  ...degree in electronics, computer engineering, or related engineering with...  ...offer a total compensation package that ranks among the best in... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $151k - $251.8k

     ...with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the...  ...testbench architecture, and knowledge in methodologies across both block- and top-level environments...  ...one part of our total compensation package and is determined within a range.... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    13 hours ago
  • $105.65k - $149.15k

    Job Details:Job Description: As an IP Design Verification Engineer, you will be responsible for...  .... Using industry-standard tools and methodologies, you will create and execute test plans...  ...ABenefitsWe offer a total compensation package that ranks among the best in the industry... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $100k

     ...Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and...  ...collaborate across RTL, PD, CAD, and packaging teams to achieve successful tapeouts...  ...LearnAdvanced physical verification methodologies and flow optimization for next-generation... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $105.65k - $149.15k

     ...ChassisIntel is seeking an Entry Level Design Verification Engineer for the Silicon Chassis team. In...  ...depth in hardware design, verification methodology, and the chip development flowWhat...  ...ABenefitsWe offer a total compensation package that ranks among the best in the... 
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $105.65k - $149.15k

     ...be part for the Server SoC Design Validation team, working on...  ...verification infrastructure and methodology.Absorbs learning from post-...  ...or computer science, Engineering or related field.Related coursework...  ...at IntelOur total rewards package goes above and beyond just a... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • Position:Design Verification Engineer (eInfochips Inc)Job Description:What You'll Be Doing:Strong SV/...  ...specific tests in C/C++.Partner in methodology development activities & actively planning...  ...plans and a solid benefits package.Medical, Dental, Vision Insurance401... 
    Full time
    Work at office
    Night shift

    Arrow ECS

    San Jose, CA
    13 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Package Design Methodology Engineer. Be the first to apply!