Senior DFT Power Methodology Engineer
$168k - $264.5kNvidia
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can address, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. Make the choice to join us today.Design-for-X Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions in AI for Chip Design and AI for Predictions in various use cases in manufacturing testing on some of the industry's most complex semiconductor chips.What you'll be doing:As a senior member in our team, you will work on innovating in the DFT Power, Thermal & Voltage Noise Methodology areas.This will include working on groundbreaking low power & thermal solutions for our manufacturing tests to be enabled at conditions that push the boundaries for our datacenter GPUs.Partner with multi-functional teams including Product Development & Power Architecture, implementing brand-new methodologies on hard-to-solve problems for improving our outgoing quality of chips.You will work on post-silicon data analysis for power to architect the next-gen solutions.In addition, you will help develop and deploy DFT methodologies for our next generation products using Applied ML & Gen AI solutions.Help mentor junior engineers on test designs and trade-offs including cost and quality.What we need to see:BSEE (or equivalent experience) with 12+, MSEE with 10+, or PhD with 6+ years of experience in DFT design & powerUnderstanding of fundamental DFT topics and VLSI areas of power, timing & voltage noiseExperience in Power Analysis, Thermal Analysis & IR Drop tools is a plus.Experience in application of AI for EDA-related problem-solving is a plus.Excellent knowledge in using statistical tools for data analysis & insights.Good exposure to multi-functional areas including RTL & clocks design, STA, place-n-route and power.Experience in Silicon debug and bring-up on the ATE or SLT platforms.Be able to think like a programmer so that this can be translated into action using AI Coding harnesses Ways to stand out from the crowd:Outstanding written and oral communication skills with the curiosity to work on rare challenges.Experience in managing DFT Power Methodology for designs Experience in post-silicon debug for thermal & IR DropGood understanding of technology and passionate about what you doStrong collaborative and interpersonal skills, specifically a proven ability to effectively guide and influence within a dynamic environmentNVIDIA offers highly competitive salaries and a comprehensive benefits package. We have some of the most forward-thinking and talented people in the world working for us and, due to unprecedented growth, our world-class engineering teams are growing fast. If you're a creative and autonomous engineer with real passion for technology, we want to hear from you!Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until October 6, 2026.This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa ClaraType: Full time
$168k - $264.5k
We are now looking for a Senior DFT Methodology Engineer! As a Senior DFT Methodology Engineer, you will architect and develop the test methodologies... ...of the industry’s most complex semiconductor chips. This powerful technology changed modern computer graphics and parallel...SeniorFull time$196k - $310.5k
...is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. Senior Power Integrity Methodology CAD Engineer What you’ll be doing: Developing physical design methodologies for rail analysis and signoff. Responsible for coming...SeniorShift work$168k - $264.5k
...the broader Silicon Co-Design Group, and we turn power and thermal design into executable productization methodology. Power and thermal are among the most... ...help us build that bridge. We're looking for an engineer who reasons from first principles, flourishes with...SeniorFull time$168k - $264.5k
...Join NVIDIA's Design-for-Test Engineering team in Santa Clara, CA,... ...invention of the GPU. This powerful technology changed modern computer... ...emerging challenges. As a Senior DFT - Silicon Validation... ...to end DFT architecture and methodologies to accelerate the post silicon...SeniorFull timeShift work$168k - $264.5k
We are now looking for a Senior Signal & Power Integrity Engineer!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU... ...data from lab measurements and/or modelling tool/methodology updates.Substrate and board layout SI guidelines creation...SeniorFull time$141.15k - $211.4k
...technologies enable new possibilities and power the next generation of performance‑... ...leadership.What You Can ExpectMarvell’s Central Engineering team is seeking a talented High-speed IC... ..., power delivery, simulation methodology development and correlation with measurements...SeniorPermanent employmentInternshipWork from home- Job description Senior DFT EngineerMoTek Technologies has an immediate opening for a Senior DFT Engineer:The ideal candiate will be responsible for DFT flows and implementation... ...fault isolation of pattern failures ATPG methodology, Silicon bringup, and process yield...SeniorImmediate start
$136k - $218.5k
The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board... ...Build and take ownership of the Sim-to-Si correlation methodology for noise. You know when a model is lying and when...SeniorFull timeLive in- ...THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges.... ...focus of this role is to drive SoC power efficiency methodology with a primary focus on RTL and architecture. The engineer will support the development of IP and SoC power...
- ...Larsen & Toubro (L&T) in the United States is seeking a DFT Engineer with 5–10 years of semiconductor experience to support DFT implementation... ..., verification, ATPG, MBIST, scan, and related test methodologies. The role involves developing DFT features for complex SoCs,...Senior
$183.19k - $256.47k
...seeking an experiencedElectrical Power Engineerto join the TeraWave... ...within a multidisciplinary engineering team to develop robust flight-... ...directly to the TeraWave Avionics Senior Manager and will directly... ...Analysis (DFMEA) Design for Test (DFT) Design for...SeniorPermanent employmentFull timeTemporary workLocal areaWorldwide- SiFive is seeking a senior power analysis engineer to develop and deploy methodologies for measuring and analyzing IP power consumption. You will correlate models with RTL and silicon, and build power measurement infrastructure to support architecture exploration. The...Senior
$231.1k - $358.2k
...Ease of use, performance, and power efficiency. SiMa.ai is led by... ...for a Sr. Principal-level DFT leader to own that foundation... ...set the DFT architecture and methodology strategy for SiMa's upcoming... ...Job Title: Sr. Principal DFT Engineer Job Location: San Jose, CA (This...SeniorFull timeWork at office$168k - $264.5k
...a skilled and motivated Implementation Methodology Engineer for NVIDIA's elite VLSI team. This role... ...analysis on timing closure bottlenecks, power limiters, and long-tail QoR issues.... ...optimization.Partner with architecture, RTL, DFT, physical build, and sign-off teams to...SeniorFull time- NVIDIA’s Senior P&R Methodology Architect will define and own the RTL2GDS flow for 3nm and below, partnering with core P&R engine developers to optimize QoR, scalability and performance... ...with architecture, RTL, DFT, physical design, power and CAD teams. #J-18808-Ljbffr...Senior
$168k - $264.5k
...are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD... ...collaboration with RTL, synthesis, DFT, foundry, timing other cross... ...and SOC, with emphasis on PPA (Power, Performance, Area) and runtime...SeniorFull timeRemote work$168k - $264.5k
As a Senior DFT Engineer - Post-Silicon , you will take pioneering DFT capabilities beyond implementation... .../what-if analysis.Define and improve methodologies for silicon bring-up, failure analysis... ...improvement, yield learning, test power.Partner across design, product...SeniorFull time$136k - $218.5k
...join us today.Design-for-Test Engineering at NVIDIA works on... ...crafting creative solutions for DFT architecture, verification and... ...help develop and deploy DFT methodologies for our next generation products... ...design, STA, place-n-route and power, to ensure we are making the...SeniorFull time$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself... ...doing:As a key member of our DFX Methodology Team, you will play a critical... ...clocking, STA, place & route, and power optimizationExperience in post-silicon...SeniorFull time$181k - $367k
Senior Principal Power Hardware Engineer This role has been designed as "Onsite" with an expectation that you will primarily work from an HPE office... ...and defines organization-wide architecture and methodologies for power hardware design, with development across multiple...SeniorWork experience placementWork at officeLocal area3 days per week$182k - $319k
...City: San Jose General OverviewFunctional Area: Engineering (ENG)Career Stream: Engineering (ENG)Role: Senior Principal (SPR)Job Title: Senior Principal, Design... ...and the next.Our customers experience firsthand the power of our people - people who share a passion for innovation...SeniorLocal area$136k - $218.5k
We are now looking for a Senior Signal & Power Integrity Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing...SeniorFull time- ...advance your career. THE ROLE: As a Sr. Signal Integrity/Power Integrity Engineer in our Networking Technology & Solutions Group (NTSG), you... ...connectors/cablesUtilize industry-standard tools and methodologies to perform a variety of time/frequency domain signal integrity...Senior
$168k - $258.75k
NVIDIA is now looking for a Senior Technical Program Manager to join our DFX engineering team and lead the software methodology programs that make our... ...creativity and discovery, and powers what were once science... ...understanding of where DFX fits: DFT insertion, scan/ATPG/MBIST...SeniorFull timeFlexible hours$136k - $218.5k
We are now looking for a Senior ASIC Power Engineer!NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have real impact...SeniorFull time$168k - $264.5k
...Be Doing: Architect and integrate system-level performance and power management features, controllers, and policies to optimize product... ...level, and to translate architectural tradeoffs into clear engineering decisions. AI-assisted engineering fluency — comfort using AI tools...SeniorFull time$136k - $218.5k
We’re looking for a Senior Power Architecture & Optimization Engineer to push the limits of energy efficiency using advanced analytics and AI, including LLMs trained specifically for power analysis.NVIDIA’s leadership in accelerated computing depends on building the most...SeniorFull time$139k - $190k
...excellence has earned us several prestigious awards, such as Best Engineering Team, Best Company for Diversity, Compensation, and Work-... ...You’ll Work WithArista is seeking an outstanding Senior Board Power Engineer who is a team player, collaborating closely with our...Senior$150k - $230k
...has earned us several prestigious awards, such as Best Engineering Team, Best Company for Diversity, Compensation, and... ...hardware.What You'll Do Arista Networks is seeking a Senior Optical Signal Integrity / Power Integrity (SI/PI) Engineer to lead the design, simulation...SeniorContract work$300k
...several prestigious awards, such as Best Engineering Team, Best Company for Diversity,... ...the limits of performance, density, and power efficiency. This wouldn’t be possible without... ...technologies in the industry. We’re looking for a Senior Signal Integrity / Power Integrity...SeniorContract work
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior DFT Power Methodology Engineer. Be the first to apply!
- power engineer Santa Clara, CA
- senior power electronics engineer Santa Clara, CA
- energy market engineer Santa Clara, CA
- senior energy engineer Santa Clara, CA
- power integrity engineer Santa Clara, CA
- energy efficiency engineer Santa Clara, CA
- energy engineer Santa Clara, CA
- senior business development Santa Clara, CA
- senior devops engineer remote Santa Clara, CA
- senior information technology project manager Santa Clara, CA



