Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING

$167k - $275k

GLOBALFOUNDRIES

About GlobalFoundries:GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit of Role:The Senior Manager / Deputy Director, Processor Design, is responsible for leading the design and delivery of next-generation processor and SoC IP solutions. This role provides technical and organizational leadership for a team of digital design engineers, driving architecture implementation, RTL development, integration, verification closure support, and successful silicon execution. The individual will collaborate closely with architecture, verification, physical design, DFT, firmware, software, and program management teams to achieve quality, schedule, power, performance, and area (PPA) targets.Essential ​Responsibilities:Technical LeadershipLead the end-to-end development of processor cores, subsystems, from architectural specification through tapeout.Drive microarchitecture definition and RTL implementation for high-performance and low-power processor designs.Review design specifications, RTL quality, synthesis results, timing closure strategies, and integration readiness.Ensure design compliance with functional, performance, power, reliability, and security requirements.Guide architectural tradeoff analysis and performance optimization activities.Establish and enforce design methodologies, coding guidelines, and best practices.Program ExecutionDevelop project plans, resource allocation strategies, and execution schedules.Track design milestones, identify risks, and implement mitigation plans.Drive design reviews, signoff readiness, and cross-functional execution alignment.Ensure successful delivery of processor IP and SoC projects within schedule and quality targets.Coordinate with global engineering teams and external partners where applicable.Team Leadership & People ManagementBuild, mentor, and lead a high-performing processor design team.Define career development plans and coaching programs for engineers.Recruit and retain top engineering talent.Conduct performance discussions and support succession planning.Foster a culture of technical excellence, innovation, collaboration, and accountability.Other Responsibilities:Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs. Required Qualifications:Bachelor's or master's degree in Electronics Engineering, Computer Engineering, Electrical Engineering, or related field.Minimum of 12+ years (Senior Manager) of experience in digital IC/SoC/processor design.Strong expertise in:Microarchitecture developmentRTL design (Verilog/SystemVerilog)Processor pipelines and memory subsystemsSoC integrationASIC design flowSynthesis and timing analysisProven track record of successful silicon delivery.Experience leading medium to large engineering teams.Strong understanding of PPA optimization techniques.Excellent communication, leadership, and stakeholder management skills.Preferred QualificationsMaster's degree or PhD in Electrical Engineering, Computer Engineering, or Computer ScienceExperience with RISC-V, MIPS, ARM, ARC, or custom processor architectures.Experience with advanced technology nodes (7nm, 5nm, 3nm, and beyond).Expertise in multicore processors, AI accelerators, or high-performance computing architectures.Experience leading geographically distributed teams.Strong written & verbal communication skills.Strong planning & Organizational skills.Expected Salary Range$167,000.00 - $275,000.00The exact Salary will be determined based on qualifications, experience and location.If you need a reasonable accommodation for any part of the employment process, please contact us by email at View email address on us.fitly.work and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address. An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations. GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory. All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law SummaryLocation: Santa ClaraType: Full time

Vacancy posted 25 days ago
Similar jobs that could be interesting for youBased on the Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING in Santa Clara, CA vacancy
  •  ...the future. Whether you’re designing next-gen processors, enabling...  ...compute technologies at AMD as an ASIC Design Engineer. As part of the front-end...  ...with the Architecture, IP Design, Physical Design, and...  ...RTL design implementation of Digital/Analog blocks using Verilog/... 
    Senior

    AMD

    San Jose, CA
    14 days ago
  • $159k - $239k

     ...Category Engineering Hire Type Employee Job ID 18603 Base Salary Range $159000-$239...  ...products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and...  .... You Are You bring extensive ASIC digital design experience with a track record... 
    Senior
    Remote work
    Worldwide

    Synopsys Inc

    Sunnyvale, CA
    18 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation:...  ...seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of...  ...and compliance with standards.Engage in IP design and integration, focusing on Ethernet... 
    Senior

    CyberCoders

    Santa Clara, CA
    a month ago
  • $168k - $264.5k

     ...We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU...  ...architecture, design, implementation, and verification of DFT IPs for our next-generation SoC products. You’ll help drive... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    a month ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for...  ...Group to develop various innovative IPs for hardware security, clocking,...  ...behavioral real number modeling of low level digital or mixed signal designs.Strong... 
    Senior
    Full time
    Work experience placement
    Remote work

    NVIDIA

    Santa Clara, CA
    1 day ago
  •  ...your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and...  ...team, you will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON... 
    Senior

    AMD

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 days ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose...  ...technologies. We’re looking for an ASIC Design Eengineer to help us trail-blaze...  ...that help our team members develop your engineering expertise so you feel empowered to take... 
    Senior
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    a month ago
  • $167k - $275k

     ...service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world...  .... For more information, visit Summary of Role: The PMTS Digital Design Engineer will lead the architecture implementation,... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    25 days ago
  • $105.44k - $164.8k

     ...applicant to join us and help design, build, and lead Solidigm....  ...’s visionary Design Engineering Team as a 3D NAND IP Logic Design Engineer and help...  ...the functionality of various digital & analog blocks Partner...  ...with deep understanding of ASIC design flow: RTL design, logic... 
    Full time
    Flexible hours

    Solidigm

    San Jose, CA
    6 days ago
  •  ...Together, we advance your career. THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large SoCs, featuring...  ...on experience in building the timing constraints for IPs, blocks and Full-chip implementation in both flat/hierarchical... 

    AMD

    San Jose, CA
    a month ago
  • $136k - $212.8k

     ...require a bachelors degree in Electrical Engineering or a closely related discipline....  ...We require experience validating designs at multiple levels, from IP blocks through SoCs to full-system testing...  ...looking for a strong background in ASIC design, proficiency with... 
    Full time

    Annapurna Labs (U.S.) Inc.

    Cupertino, CA
    10 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    a month ago
  • $136k - $218.5k

    We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading...  ...RTL development of complex designs in Verilog.Exposure to Digital systems and VLSI design, Computer Architecture, Computer... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    a month ago
  •  ...THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership...  ...closure on complex, high‑performance ASIC designs.The ideal candidate brings...  ...comfortable leading verification efforts across IP, subsystem, and SoC levels.You will... 
    Senior

    AMD

    Santa Clara, CA
    1 day ago
  • $138k - $197k

     ...the verification of complex digital design blocks by fully understanding...  ...and interacting with design engineers to identify important verification...  ...using SystemVerilog/UVM for ASICs.Preferred qualifications:...  ...Experience verifying compute IPs.Strong problem-solving, and communication... 
    Worldwide

    Google

    Sunnyvale, CA
    12 days ago
  •  ...Job Title: Senior ASIC / SoC Network-on-Chip Design Engineer or Senior ASIC Design Engineer Location: Mountain...  ...high-bandwidth Network-on-Chip (NoC) IP for advanced AI SoCs. • Define...  ...IP designs. • 6+ years of hands-on digital design, RTL, and microarchitecture experience... 
    Senior
    Full time
    Local area
    Night shift

    Themesoft Inc

    Mountain View, CA
    3 days ago
  • $129.2k - $209k

     ...Networks, we’re united by a shared mission—to protect our digital way of life. We thrive at the intersection of...  ...that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    5 days ago
  • $175k - $265k

     ...building a company and culture designed to last — one grounded in...  ...verification plans across the SoC/IP verification cycle, from architecture...  ...environments for complex ASIC/SoC designsWrite and debug...  ...You Will BringBS in Electrical Engineering, Computer Science, or a related... 
    Senior

    d-Matrix

    Santa Clara, CA
    a month ago
  •  ...AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI...  ...designs customized interconnects (System IP) for a wide range of AMD products including...  ...development in partnership with architects and engineering leadershipManage cross‑program resource... 
    Senior

    AMD

    Santa Clara, CA
    5 days ago
  • $143.8k - $230k

     ...Description:We are seeking a hands-on Principal Digital Design Engineer to serve as the Chip Lead for our next-...  ...architecture, partitioning hard/soft IP blocks, and owning the complete...  ...years of direct industry experience in ASIC/SoC digital design, with a proven track... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    a month ago
  • $175k - $280k

     ...ultimate goal ofenabling human life on Mars.SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re...  ..., validation, product engineering, ASIC implementation). In this role, you will...  ...verifiedProvide timing constraint for those IPs and support the physical implementation... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    7 hours ago
  • $50 per hour

     ...from an accredited college in Computer Engineering, Electrical Engineering or related discipline...  ...of any of the following: - Digital ASICs/FPGAs - Mixed-signal ASICs/FPGAs• HDL programming...  ...for this position:Develops, designs, verifies, and documents Application-Specific... 
    Senior
    Full time
    Temporary work
    Work experience placement
    Casual work
    Work at office
    Flexible hours

    Lockheed Martin

    Sunnyvale, CA
    4 hours ago
  • $165k - $241.4k

     ...Routing, and Wireless products. We design networking hardware for...  ...testing some of the most advanced ASICs in the industry.Your...  ...electrical/computer science/computer engineering/related degree and 7+ years...  ...across the physical and digital worlds. These solutions provide... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    Cisco

    San Jose, CA
    3 days ago
  • $131.71k - $135k

     ...with R&D teams and manufacturing engineers to resolve various technical...  ...characterization and pixel design; interact with foundry fab in...  ...ramp up for image sensors and ASIC devices; coordinate with company...  ...disasters.Implement customers’ IP design into new node and perform... 
    Senior

    Omnivision Technologies

    Santa Clara, CA
    a month ago
  • $136k - $218.5k

     ...team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation...  ..., Circuit Design , Power-Arch, ASIC, and platform teams. You're the connective...  ...transient sense, droop response, mitigation IP, and codify them so every future program... 
    Senior
    Full time
    Live in

    Nvidia

    Santa Clara, CA
    a month ago
  • $155k - $222.6k

     ...silicon team provides a unique experience for ASIC engineers by combining the resources offered by a...  ...ECO tasks.Your ImpactAs an ASIC Design Engineer on the STA team, you will play...  ...technology work together across the physical and digital worlds. These solutions provide... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    a month ago
  • $110k - $170k

     ...and user experiences across the digital landscape. We're looking...  ...join the System on Chip (SoC) Design Team at SK hynix memory solutions...  ...(Verilog/SystemVerilog) for IP based on existing module or...  .../MS/PhD program in Electrical Engineering, Computer Engineering, or related... 
    Work experience placement

    SK hynix memory solutions America Inc.

    San Jose, CA
    18 days ago
  • $136k - $218.5k

    We are looking for a Senior Digital Design Engineer to join our Semi-Custom Silicon products group. In...  ...block in a timely mannerIdentify potential IP solutions for specific use cases and...  ...schedulers etc.Deep understanding of ASIC design flows and methodologyStrong analytical... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    a month ago
  • $136k - $218.5k

     ...NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'...  ...forefront of technology, integrating advanced ASICs, and partnering with experts in ASIC...  ...!What you'll be doing:Integrate diverse IP blocks to build NVIDIA’s next-generation... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    a month ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING. Be the first to apply!