Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Design Verification Engineer

$167.7k - $245.2k

Cisco Systems

The application window is expected to close on: 10/01/2026Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.Meet the Team The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary data center, AI networking solutions. Join us to power the future of the digital world.Your Impact Architect, develop, and maintain block, cluster, and top-level Design Verification environment infrastructure; Perform end-to-end verification of design blocks and top-levelDevelop simulation models, test plans, direct and random tests, code or functional coverage, multi-chip/system simulation, post silicon bring up and performance analysis.Ensure comprehensive verification coverage through code and functional coverage implementation and reviewCollaborate with designers, architects, software teams, and vendorsLead multiple tasks efficiently with clear written and verbal communicationCultivate partnership and promote collaboration among team membersMinimum Qualifications:Bachelor’s degree in Electrical or Computer engineering and 7+ years of ASIC related experience, or Master’s degree in Electrical or Computer engineering and 4+ years of ASIC related experience, or PhD in Electrical or Computer engineering + 1 year of ASIC related experiencePrior experience in System Verilog and UVM.Experience with ASIC design and verification processes, debugging, methodology, and tools.Experience in verifying blocks/clusters/full chip level for ASIC.Preferred Qualifications: · Experience in PCIe and AXI protocol· Experience with Linux, C/C++, and/or Python/Perl.· Experience in Networking.· Experience with post-silicon lab bring-upWhy Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by CiscoNon-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employeesExempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the nextAdditional paid time away may be requested to deal with critical or emergency issues for family membersOptional 10 paid days per full calendar year to volunteerFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota;1.5% of incentive target for each 1% of attainment between 50% and 75%;1% of incentive target for each 1% of attainment between 75% and 100%; andOnce performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.The applicable full salary ranges for this position, by specific state, are listed below:New York City Metro Area:$167,700.00 - $282,000.00Non-Metro New York state & Washington state:$149,100.00 - $250,900.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.Job SummaryJob number: 2021090Date posted : 2026-08-05Profession: Product and EngineeringEmployment type: Full time

Vacancy posted 12 hours ago
Similar jobs that could be interesting for youBased on the Senior ASIC Design Verification Engineer in San Jose, CA vacancy
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $180k - $230k

     ...with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Summary: As a Senior ASIC Verification Engineer, you will be responsible for all aspects... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    1 day ago
  • $163k - $237k

     ...and programmable IPs.Drive verification excellence by implementing sophisticated...  ...and coverage models designed to track, manage, and close...  ...guide junior verification engineers on design verification (DV)...  ...efficiency, and integration.As an Senior ASIC Design Verification Engineer... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $165k - $241.4k

     ...networks. Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-...  ...ASIC team can provide.Your Impact Participate in the ASIC design verification for Cisco high-end switching products.Architect, develop,... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $106.4k - $172.15k

     ...solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry... 
    Suggested
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    5 days ago
  • $165k - $241.4k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...of the digital world.Your ImpactSet vision and strategy for ASIC verification methodology and execution across multiple programs and product... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $164.47k - $311.89k

     ...Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  •  ...Santa Clara, CA headquarters 3 days per week.The role:Senior Staff Design Verification Engineer What you will do:We want to build a company and a culture...  ...methodologies such as UVM/OVM etc. Hands on ASIC-SoC Design verification tests and debug experience. Fluency... 
    Senior
    3 days per week

    d-Matrix

    Santa Clara, CA
    3 days ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation:...  ...highly skilled Senior ASIC Verification Engineer to join our dynamic team. This role is...  ...data centers and applications to design memory acceleration.Key ResponsibilitiesDevelop... 
    Senior

    CyberCoders

    Santa Clara, CA
    5 days ago
  •  ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background...  ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new... 
    Senior

    Infobahn Softworld

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world’s leading GPUs. In this role, you will be doing unit level verification...  ...across many NVIDIA teams from software, to architecture, design, methodology, and more. The GPU is used in applications... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $134.39k - $201.3k

     ...sharing reusable components, verification environments, and knowledge across...  ...As part of the COE, you will design, verify, and deliver IP...  ...master’s degree in electrical engineering, Computer Engineering, or related...  ...5-10 years of experience in ASIC/SoC verificationStrong... 
    Senior
    Permanent employment
    Internship
    Work from home
    Shift work

    Marvell

    Santa Clara, CA
    4 days ago
  • $214.1k - $309.8k

     ...shaping Cisco’s revolutionary solutions for data centers by designing some of the most complex chips being developed in the...  ...leading networking company in the world!Your Impact:As an ASIC Design Verification Leader, you will play a pivotal role in driving Cisco’s next... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    12 hours ago
  • $136k - $218.5k

    We are now looking for a Senior ASIC Verification Engineer for our Coherent High Speed Interconnect team! For two decades, we have pioneered visual...  ...grown to encompass video games, movie production, product design, medical diagnosis, and scientific research.Today, we stand... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation:...  ...seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of...  ...specifications.Perform extensive verification and validation of designs to ensure high... 
    Senior

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is...  .... The team collaborates with the front design team to understand the clocking requirements...  ...clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams.Get involved... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...A technology company in Santa Clara is seeking an adaptive Design Verification Engineer to improve ASIC design verification processes. The ideal candidate has over 10 years of experience and expertise in C/C++, Verilog, and modern verification libraries. Responsibilities... 
    Senior
    Contract work

    Infobahn Softworld

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading...  ...with architects, other designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU...  ...crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As...  ...Deep understanding of ASIC design flow including RTL design, verification, logic synthesis and timing analysis.Exposure to Digital... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    5 days ago
  • $163k - $237k

    Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments using SystemVerilog and UVM... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $168k - $264.5k

    NVIDIA is seeking outstanding Senior Design Verification Engineers with a specialty in tools and automation to drive efficiency and collaboration among...  ...relevant industry experienceExposure to computer architecture, ASIC design, and verification methodology is... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 
    Senior

    ACL Digital

    San Jose, CA
    4 days ago
  • $163k - $237k

    Develop verification plans and test plans for digital intellectual properties...  ...verification closure for ASICs or FPGAs.Utilize scripting...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...subsystems.Experience working with design verification (DV) testbenches... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.Create a constrained...  ...RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master's... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  •  ...Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC designs.The ideal candidate brings hands‑on verification... 
    Senior

    AMD

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Design Verification Engineer. Be the first to apply!