Sr Principal Application Engineer

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Description Key Responsibilities Hands-on work with Cadence customers in the areas of Backend Digital Design Implementation and Signoff including Synthesis, Place and Route, Design Closure, and timing/power signoff, RTL to GDSII. Lead technical campaigns and strategies in the RTL to GDSII digital implementation space. Aggressively push Power, Performance, and Area (PPA) Deliver technical presentations and lead discussions internally and with customers. Work closely with R&D to enhance the tools and methodologies to meet and exceed customer’s requirements with high quality. Support execution on critical customer flagship product tape outs. Amend and augment the flow as needed using Tcl and/or other programming skills to meet objectives and improve results/flows. Job Requirements Minimum MS degree Computer Science/Engineering, Electrical, Engineering, or related field, plus 12+ years industry experience. Strong knowledge in Digital Design Fundamentals, Semiconductor fundamentals, and Static Timing Analysis is required. Prior experience with IC digital implementation flows and backend EDA tools including Synthesis, Place and Route, IR Drop, backend design timing and power closure, RTL to GDSII. Experience in scripting in Perl/Tcl/Python to automate and implement process improvement is a must. Floor planning and power planning for System-on-Chip (SoC) designs with low power MS degree Computer Science/Engineering, Electrical, Engineering, or related field, plus 12+ years industry experience. Prior experience with IC digital implementation flows and front-end EDA tools including Synthesis, DFT, and Logical Equivalence Checking Good hands-on experience of Floorplanning, Place and Route, Timing analysis and Sign-off, preferable with CDNS tools suite Advanced clock tree synthesis techniques including SoC Clock Distribution, Clock Mesh, H-Tree Multiple design closure including Timing, DRC, LVS, and EMIR preferred. Experience with advanced technology nodes including Sub 5nm and below. Develop, debug, and optimize various aspects of design flows for SoC’s to achieve best Power, Performance and Area (PPA) Strong customer-facing communication and problem-solving skills Strong personal drive for continuous learning and expanding professional skillsets. Strong verbal, written, and customer communication skills. Prior experience with Cadence tools such as Genus, Innovus, Conformal, Tempus, Modus, and/or Voltus is highly desired. The annual salary range for California is $123,200 to $228,800. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more. We’re doing work that matters. Help us solve what others can’t. Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact View email address on click.appcast.io. Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab). E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.