Senior Principal IP Design Engineer
$188k - $325kGLOBALFOUNDRIES
- # Senior Principal IP Design EngineerApplylocations: Santa Claratime type: Full timeposted on: Posted 30+ Days Agojob requisition id: JR-2600230**About GlobalFoundries:**GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit of Role:**We are seeking an experienced CPU Micro architect. Responsible for Defining, leading and owning RTL development of a performance efficient, low-power CPU core. The candidate will be responsible for all aspects of the design including Functional Features, Performance, Power, and Area.**Essential Responsibilities:*** Drive the micro-architecture and design of a critical CPU block or multiple blocks of a CPU core* Explore high-performance strategies working with the CPU modeling team* Perform Microarchitecture development and specification- from early high-level architectural exploration, through microarchitectural research and arrive at detailed specifications* Configure Design Features Development, assessment, and refinement of RTL design to target power, performance, area, and timing goals* Perform Functional verification support and assist in the design verification strategy* Assist with the verification of RTL design performance goals* Partner with a multi-functional engineering team to implement and validate physical design aspects of timing, area, reliability, testability, and power**Other Responsibilities:**· Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.**Required Qualifications:*** Hands-on working knowledge of the pipeline stages of an in-order or out-of-order high-performance CPU core* Thorough knowledge of microprocessor architecture including expertise in one or more of the following areas:* Instruction fetch and decode, branch prediction techniques* Instruction scheduling, register renaming, Reorder Buffer (ROB)* Out-of-order execution* Integer and Floating-point execution* Scalar and Vector instructions* Load/Store execution* Instruction and Data Prefetch* Cache and memory subsystems* Knowledge of Cache coherency and memory consistency* Knowledge of System Verilog, Verilog and/or VHDL* Experience with simulators and waveform debugging tools.* Knowledge of logic design principles along with timing and power implications* Master’s with 8-11 years of experience, PhD + 5-7 years of work experience**Preferred Qualifications:*** Experience with designing RISC-V, ARM, and/or MIPS CPU* Experience with Hardware multi-threading, virtualization, and SIMD designs* Experience with real-time microcontroller designs* Understanding of high-performance techniques and trade-offs in a CPU microarchitecture* Understanding of low-power microarchitecture techniques* Experience using a scripting language such as Perl or Python* Understanding of CPU integration at SoC level* Understanding of Safety and Security microarchitecture* and proven technologies, MIPS can accelerate development and deployment of RISC-V based solutions.**Expected Salary Range**$188,000.00 - $325,000.00The exact Salary will be determined based on qualifications, experience and location.If you need a reasonable accommodation for any part of the employment process, please contact us by email at View email address on click.appcast.io and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address.An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations.GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory.All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law
- J-18808-Ljbffr GlobalFoundries
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior Principal IP Design Engineer in Santa Clara, CA vacancy
- ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation... ...collaboration skills to bridge technical gaps between internal block owners and external ASIC/IP vendors...PrincipalSenior
ACL Digital
San Jose, CA3 hours ago - ...better brings. We work every single day to design and manufacture silicon products that... ...meet specification requirements. Develops IP verification plans, test benches, and the... ...candidate must possess a BS degree in Computer Engineering/Computer Science/Electrical Engineering...SeniorInternshipLocal areaImmediate startShift work
Intel
Santa Clara, CA4 days ago - A leading technology company in Santa Clara is seeking an experienced Compiler Circuit Design Engineer to contribute to innovative ASIC design. In this role, you will drive the development of SRAM and register files, collaborate with compiler vendors, and integrate new...Senior
- ...the clock domain to satisfy functional, physical and testing design requirements. Engage with multiple teams and design the GPU or... ...the way to Silicon bring‑up. Qualifications BS in Electrical Engineering or equivalent experience (MS preferred) 3+ years of relevant work...SeniorWork experience placement
$136k - $212.75k
...protected by law.The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all... ...of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The...SeniorWork experience placement$91k - $247k
...come to work at Microchip because we help design the technology that runs the world. They... ...perks await! Job Description: As an IP Manager in the Microchip Data Center... ...Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field....SeniorContract workMicrochip Technology
San Jose, CA1 day ago$168k - $264.5k
NVIDIA Gruppe is seeking a motivated Senior Circuit Design Engineer in Santa Clara, California. This role involves designing innovative circuits and collaborating with cross-functional teams to enhance product performance. Ideal candidates will have over 8 years of experience...Senior- ...Cadence Design Systems is looking for a Senior Applications Engineer in San Jose, CA to join their IP team. In this hybrid role, you will conduct technical pre-sales for high-speed interface IP and present Cadence’s cutting-edge IP portfolio to prospective customers. The...Senior
Cadence Design Systems
San Jose, CA4 days ago $154k - $286k
...Technology The AVIP (Accelerated Verification IP) and Virtual Bridge (VB) business is a... .... The AVIP / Virtual Bridge R&D team designs, implements, and productizes protocol... ...related to PCIe and CXL In this role, the engineer will be responsible for designing,...PrincipalSeniorCadence Inc
San Jose, CA27 days ago$200k - $351k
...Select how often (in days) to receive an alert: Senior Principal, Design Engineering, Power Design Location: San Jose, CA, US General Overview Functional Area: Engineering (ENG) Career Stream: Engineering (ENG) Role: Senior Principal (SPR) Job Title: Senior Principal,...PrincipalSeniorLocal areaCelestica
San Jose, CA5 days ago- ...A leading semiconductor company is seeking a Senior ASIC Design Engineer to join their Silicon Design team in San Jose, CA. The ideal candidate will oversee the complete RTL design lifecycle for next-generation embedded products, ensuring design quality and timing closure...Senior
Advanced Micro Devices , Inc.
San Jose, CA4 days ago $153.2k - $229.8k
...Qualcomm is seeking an experienced ASIC Engineer to drive the development of high-performance IP for world-class products in Santa Clara, California. The candidate... ...should have at least 4 years of experience in ASIC design and possess a relevant degree. Responsibilities...SeniorQualcomm
Santa Clara, CA4 days ago- ...Intel Corporation seeks an experienced hire to develop the logic design and simulation for mixed signal and high-speed IPs in Santa Clara, California. The role requires proficiency in RTL design and coding, along with a strong understanding of mixed signal fundamentals...Senior
Intel
Santa Clara, CA5 days ago $190k - $270k
...Detailed Description AI Architecture & Development: Lead the hands-on design and coding of RAG (Retrieval-Augmented Generation) architectures and agentic workflows. Build systems that allow hardware engineers to "query" complex design rules and legacy data with high...PrincipalSeniorTemporary workFor contractorsWork at officeShift workNight shiftCelestica
San Jose, CA4 days ago- ...NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! As a Senior SOC Design Engineer, you’ll work at the forefront of technology... ...and sustainability. Responsibilities Integrate diverse IP blocks to build NVIDIA’s next-generation GPUs and SOCs...Senior
NVIDIA Gruppe
Santa Clara, CA4 days ago $168k - $264.5k
...We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If you are looking for a challenging and exciting... ...of digital and/or mixed-signal analog circuit IPs for voltage and noise sensing using custom and automated tools...SeniorNVIDIA Gruppe
Santa Clara, CA5 days ago$190.61k - $269.1k
...data center accelerators. If you are an engineer with strong technical and communication skills... ...micro‑architecture for complex SoC IP blocks; implement RTL in Verilog/SystemVerilog... ...verified, synthesis‑ and timing‑clean designs Collaborate closely with verification teams...SeniorLocal areaShift workIntel
Santa Clara, CA4 days ago- Apple Inc. in Cupertino, California is seeking talented Analog Mixed-Signal designers to join their high-speed SerDes team. The role involves working on high-performance wireline transceivers and leading discussions with cross-functional teams to create specifications....Senior
$100k - $180k
Wipro is seeking a Digital Design Engineer located in Mountain View, California, with 8-10 years of experience in VLSI Physical Place and Route. Key responsibilities include architecture development for System on a Chip subsystems and RTL integration. The role requires...Senior$136k - $218.5k
NVIDIA is seeking a skilled engineer for frontend development focusing on high-speed DSPs and silicon photonics IPs in Santa Clara. You will engage in chip-level feature development, collaborate with analog designers, and define micro-architecture specifications. Candidates...Senior- NVIDIA Gruppe is seeking a Senior SRAM Circuit Designer to work on advanced SRAM designs for cutting-edge... ...collaborating with the Digital IP Team to overcome new design challenges... ...A Master's in Electrical or Computer Engineering is preferred. NVIDIA champions diversity...Senior
$250k - $280k
...Your Ego : Selflessly collaborate towards our shared purpose. About the role: As a Principal Design Verification Engineer , you will own the verification strategy and execution for complex IPs or full‑chip SoC. You will lead a team of verification engineers, define...PrincipalBolt Graphics, Inc.
Sunnyvale, CA4 days ago$147.4k - $272.1k
...challenges? As part of our Hardware Technologies group, you’ll help design our next-generation, high-performance, power-efficient... ...they love with their devices! Description As a Pixel IP DMA Design Engineer in the Pixel IP team, you will work closely with architecture...Relocation- ...will contribute to the ASIC (chip) design for high-performance network... ...work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first‑pass silicon success... ...candidate will work with senior silicon design engineers. The candidate...Principal
- ...Intel Corporation is looking for a Senior Design Verification Engineer in Santa Clara, California. This role focuses on verification of critical chassis and interconnect IP blocks, requiring strong skills in design verification methodologies and collaboration across teams...Senior
Intel
Santa Clara, CA21 hours ago $168k - $264.5k
Senior Circuit Design Engineer - Power Delivery page is loaded## Senior Circuit Design Engineer - Power Deliverylocations: US, CA, Santa Clara: US,... ...and physical implementation of analog/mixed-signal circuit IPs.* Perform detailed analysis to ensure good reliability and...Senior- We are looking for a Senior SRAM Circuit Designer! NVIDIA has continuously reinvented itself over two decades... ...SRAM design. As part of the Digital IP Team, work with other team members on... ...to see: MS in Electrical or Computer Engineering or equivalent experience 6+ years of...Senior
$136k - $218.5k
Senior Mixed Signal Design Engineer page is loaded## Senior Mixed Signal Design Engineerlocations: US, CA, Santa Claratime type: Full timeposted on: Posted... ...high-speed protocols, and will serve as one of the key IPs in many complex SoC.**What you'll be doing:*** Work with...SeniorImmediate start$141.91k - $269.1k
...Intel Corporation is seeking an IP Design Verification Engineer to play a pivotal role in advancing cutting-edge technology. You will develop and execute comprehensive IP verification plans and maintain testing environments while collaborating with cross-functional teams...Intel
Santa Clara, CA5 days ago$136k - $218.5k
...-speed I/O group delivers innovative PHY designs that power the most powerful AI systems in... ...world today. Our portfolio includes PHY IPs and Chips for both copper and fiber channels... ...See B.S. or M.S. degree in Electrical Engineering or equivalent experience. 5+ years of...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Principal IP Design Engineer. Be the first to apply!
Related searches
- principal cloud engineer Santa Clara, CA
- data center chief engineer Santa Clara, CA
- hotel chief engineer Santa Clara, CA
- principal developer Santa Clara, CA
- senior civil engineer project manager Santa Clara, CA
- director of product engineering Santa Clara, CA
- general engineer Santa Clara, CA
- senior principal engineer Santa Clara, CA
- director of electrical engineering Santa Clara, CA
- chief engineer Santa Clara, CA