Senior Principal IP Design Engineer
$188k - $325kGLOBALFOUNDRIES
- # Senior Principal IP Design EngineerApplylocations: Santa Claratime type: Full timeposted on: Posted 30+ Days Agojob requisition id: JR-2600230**About GlobalFoundries:**GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit of Role:**We are seeking an experienced CPU Micro architect. Responsible for Defining, leading and owning RTL development of a performance efficient, low-power CPU core. The candidate will be responsible for all aspects of the design including Functional Features, Performance, Power, and Area.**Essential Responsibilities:*** Drive the micro-architecture and design of a critical CPU block or multiple blocks of a CPU core* Explore high-performance strategies working with the CPU modeling team* Perform Microarchitecture development and specification- from early high-level architectural exploration, through microarchitectural research and arrive at detailed specifications* Configure Design Features Development, assessment, and refinement of RTL design to target power, performance, area, and timing goals* Perform Functional verification support and assist in the design verification strategy* Assist with the verification of RTL design performance goals* Partner with a multi-functional engineering team to implement and validate physical design aspects of timing, area, reliability, testability, and power**Other Responsibilities:**· Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.**Required Qualifications:*** Hands-on working knowledge of the pipeline stages of an in-order or out-of-order high-performance CPU core* Thorough knowledge of microprocessor architecture including expertise in one or more of the following areas:* Instruction fetch and decode, branch prediction techniques* Instruction scheduling, register renaming, Reorder Buffer (ROB)* Out-of-order execution* Integer and Floating-point execution* Scalar and Vector instructions* Load/Store execution* Instruction and Data Prefetch* Cache and memory subsystems* Knowledge of Cache coherency and memory consistency* Knowledge of System Verilog, Verilog and/or VHDL* Experience with simulators and waveform debugging tools.* Knowledge of logic design principles along with timing and power implications* Master’s with 8-11 years of experience, PhD + 5-7 years of work experience**Preferred Qualifications:*** Experience with designing RISC-V, ARM, and/or MIPS CPU* Experience with Hardware multi-threading, virtualization, and SIMD designs* Experience with real-time microcontroller designs* Understanding of high-performance techniques and trade-offs in a CPU microarchitecture* Understanding of low-power microarchitecture techniques* Experience using a scripting language such as Perl or Python* Understanding of CPU integration at SoC level* Understanding of Safety and Security microarchitecture* and proven technologies, MIPS can accelerate development and deployment of RISC-V based solutions.**Expected Salary Range**$188,000.00 - $325,000.00The exact Salary will be determined based on qualifications, experience and location.If you need a reasonable accommodation for any part of the employment process, please contact us by email at View email address on click.appcast.io and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address.An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations.GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory.All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law
- J-18808-Ljbffr GlobalFoundries
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior Principal IP Design Engineer in Santa Clara, CA vacancy
- Bolt Graphics, Inc. is seeking an experienced Design Verification Engineer (DVE) based in Sunnyvale, CA. In this role, you will develop and verify advanced silicon IP products, using C or Python and collaborating with cross-functional teams. The ideal candidate has over...Senior
$136k - $218.5k
...us today. The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects... ...of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The...SeniorWork experience placementNVIDIA
Santa Clara, CA4 days ago- ...the clock domain to satisfy functional, physical and testing design requirements. Engage with multiple teams and design the GPU or... ...the way to Silicon bring‑up. Qualifications BS in Electrical Engineering or equivalent experience (MS preferred) 3+ years of relevant work...SeniorWork experience placement
$168k - $264.5k
NVIDIA Gruppe is seeking a motivated Senior Circuit Design Engineer in Santa Clara, California. This role involves designing innovative circuits and collaborating with cross-functional teams to enhance product performance. Ideal candidates will have over 8 years of experience...Senior$200k - $351k
...Select how often (in days) to receive an alert: Senior Principal, Design Engineering, Power Design Location: San Jose, CA, US General Overview Functional Area: Engineering (ENG) Career Stream: Engineering (ENG) Role: Senior Principal (SPR) Job Title: Senior Principal,...PrincipalSeniorLocal areaCelestica
San Jose, CA15 hours ago$100k - $180k
Wipro is seeking a Digital Design Engineer located in Mountain View, California, with 8-10 years of experience in VLSI Physical Place and Route. Key responsibilities include architecture development for System on a Chip subsystems and RTL integration. The role requires...Senior- Apple Inc. in Cupertino, California is seeking talented Analog Mixed-Signal designers to join their high-speed SerDes team. The role involves working on high-performance wireline transceivers and leading discussions with cross-functional teams to create specifications....Senior
- ...Technology Group is seeking an experienced professional for SoC design in Santa Clara, CA. The role requires delivery of working PCIe hardware... ...-on verification experience. Strong communication skills with IP vendors are essential. Join us to work on cutting-edge technology...Senior
$136k - $218.5k
...on high-speed DSPs and silicon photonics IPs. The role involves defining chip-level features and collaborating with analog designers to optimize designs while ensuring successful... ...candidate has a degree in Electrical Engineering and experience in high-speed digital design...Senior$250k - $280k
...Principal Design Verification Engineer Bolt Graphics is a semiconductor startup based in Sunnyvale, CA building the fastest and most efficient graphics... ...own the verification strategy and execution for complex IPs or full-chip SoC. You will lead a team of verification...PrincipalWork at officeWork from homeBolt Graphics
Sunnyvale, CA1 day ago$134.39k - $201.3k
...Digital IC Design Senior Staff Engineer Marvell's semiconductor solutions are the essential building... ...a group of about seven people making IPs for customer computing, signal processing... ...IPs, NAND flash controller IPs. Principal job responsibilities include RTL design...SeniorPermanent employmentInternshipWork from homeMarvell
Santa Clara, CA2 days ago$168k - $264.5k
...are now looking for a highly motivated and self‑starting Senior Circuit Design Engineer to join our dynamic and growing team. If you are interested... ...and physical implementation of analog/mixed-signal circuit IPs. Perform detailed analysis to ensure good reliability and...Senior$136k - $218.5k
Senior Mixed Signal Design Engineer page is loaded## Senior Mixed Signal Design Engineerlocations: US, CA, Santa Claratime type: Full timeposted on: Posted... ...high-speed protocols, and will serve as one of the key IPs in many complex SoC.**What you'll be doing:*** Work with...SeniorImmediate start$136k - $218.5k
...‑speed I/O group delivers innovative PHY designs that power the most powerful AI systems in... ...world today. Our portfolio includes PHY IPs and Chips for both copper and fiber channels... ...to See B.S. or M.S. degree in Electrical Engineering or equivalent experience. 5+ years of...Senior$168k - $264.5k
We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If you are looking for a challenging and exciting... ...of digital and/or mixed-signal analog circuit IPs for voltage and noise sensing using custom and automated tools...Senior- NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! As a Senior SOC Design Engineer, you’ll work at the forefront of technology... ...and sustainability. Responsibilities Integrate diverse IP blocks to build NVIDIA’s next-generation GPUs and SOCs...Senior
$163k - $237k
Requirements Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,... .... 8 years of experience in ASIC design. Experience with SystemVerilog/RTL coding... ...You will design RTL Intellectual Property (IP) with the focus on management and control...SeniorWorldwide$136k - $218.5k
...NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position... ...Circuit Solutions Group to develop various innovative IPs for hardware security, clocking, voltage regulation and...SeniorWork experience placementRemote workNVIDIA
Santa Clara, CA2 days ago$150k - $220k
...Design Verification Engineer Bolt Graphics is a semiconductor startup based in Sunnyvale, CA building the fastest and most efficient graphics processors... ...DVE is responsible for developing and verifying silicon IP. The DVE should have hands-on experience taking leading-...SeniorWork at officeWork from homeBolt Graphics
Sunnyvale, CA3 days ago$141.91k - $269.1k
Intel Corporation is seeking an IP Design Verification Engineer to play a pivotal role in advancing cutting-edge technology. You will develop and execute comprehensive IP verification plans and maintain testing environments while collaborating with cross-functional teams...- Qualcomm is seeking an ASIC Engineer to define, design, optimize, and document IP development for high-performance products. The role involves collaboration with cross-functional teams and requires strong ASIC knowledge. Candidates should have a degree in Science, Engineering...
$136k - $218.5k
As a Senior Digital Design Verification Engineer at NVIDIA, you'll verify the design and implementation of our cutting‑edge SerDes IPs. This groundbreaking technology will enable and accelerate gaming, artificial intelligence, deep learning, and autonomous driving. We have...Senior$168k - $264.5k
...their best work. Come join the team and see how you can make a lasting impact on the world. The Digital IP (DIP) group at NVIDIA develops IP for every chip designed at NVIDIA. This group works closely with internal SOC design, silicon testing, and productization teams...SeniorFull time$164.47k - $311.89k
Job Details Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive quality in testbench architecture...SeniorLocal areaShift work$164.8k - $226.6k
...for an accommodation or an alternative application process. Principal FPGA Design Engineer Full-time Regular Professional Santa Clara, CA, US 30+... ...synthesis, timing closure, and bring-up. Develop reusable IP blocks and maintain a modular, maintainable FPGA infrastructure...PrincipalFull time$163k - $237k
...by millions worldwide, and leverage your design and verification expertise to verify complex... ...design register‑transfer level (RTL) IP with a focus on chip‑to‑chip high‑speed interconnect... ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...SeniorWorldwide$256.05k - $361.48k
# **Welcome!**## .Senior Physical Design Integration Engineer page is loaded## Senior Physical Design Integration Engineerlocations: US, California, Folsom... ...with architecture and design teams to improve IP and ultimate product quality and performance Experience...SeniorWork experience placementLocal areaImmediate startFlexible hoursShift work$190.61k - $311.89k
...data center accelerators. If you are an engineer with strong technical and communication skills... ...Overview You will develop logic design, register transfer level (RTL) coding, and... ...simulation for SoC designs while integrating IP blocks and subsystems into full chip SoC...SeniorLocal areaImmediate startShift workIntel
Santa Clara, CA2 days ago- ...Sr FPGA Design Engineer Santa Clara, CA About Anello Photonics ANELLO Photonics is a leading... ...ANELLO is seeking an experienced Senior FPGA Design Engineer to lead new product... ...Integrate and optimize vendor and third-party IP, perform timing closure, resource...SeniorPermanent employment
ANELLO Photonics
Santa Clara, CA4 days ago $160k - $250k
...optimization, simulation, chemistry, algorithm design, and hybrid quantum‑classical methods.... ...ideas to contribute to Fujitsu’s IP portfolio. Represent Fujitsu at conferences... ...Science, Applied Mathematics, Electrical Engineering, Chemistry, Materials Science, or a closely...PrincipalSeniorTemporary work
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Principal IP Design Engineer. Be the first to apply!
Related searches
- principal cloud engineer Santa Clara, CA
- director of product engineering Santa Clara, CA
- principal developer Santa Clara, CA
- hotel chief engineer Santa Clara, CA
- director systems engineering Santa Clara, CA
- senior principal engineer Santa Clara, CA
- data center chief engineer Santa Clara, CA
- principal reliability engineer Santa Clara, CA
- principal network engineer Santa Clara, CA
- senior chief engineer Santa Clara, CA