Senior Principal IP Design Engineer
$188k - $325kGLOBALFOUNDRIES
- # Senior Principal IP Design EngineerApplylocations: Santa Claratime type: Full timeposted on: Posted 30+ Days Agojob requisition id: JR-2600230**About GlobalFoundries:**GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit of Role:**We are seeking an experienced CPU Micro architect. Responsible for Defining, leading and owning RTL development of a performance efficient, low-power CPU core. The candidate will be responsible for all aspects of the design including Functional Features, Performance, Power, and Area.**Essential Responsibilities:*** Drive the micro-architecture and design of a critical CPU block or multiple blocks of a CPU core* Explore high-performance strategies working with the CPU modeling team* Perform Microarchitecture development and specification- from early high-level architectural exploration, through microarchitectural research and arrive at detailed specifications* Configure Design Features Development, assessment, and refinement of RTL design to target power, performance, area, and timing goals* Perform Functional verification support and assist in the design verification strategy* Assist with the verification of RTL design performance goals* Partner with a multi-functional engineering team to implement and validate physical design aspects of timing, area, reliability, testability, and power**Other Responsibilities:**· Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.**Required Qualifications:*** Hands-on working knowledge of the pipeline stages of an in-order or out-of-order high-performance CPU core* Thorough knowledge of microprocessor architecture including expertise in one or more of the following areas:* Instruction fetch and decode, branch prediction techniques* Instruction scheduling, register renaming, Reorder Buffer (ROB)* Out-of-order execution* Integer and Floating-point execution* Scalar and Vector instructions* Load/Store execution* Instruction and Data Prefetch* Cache and memory subsystems* Knowledge of Cache coherency and memory consistency* Knowledge of System Verilog, Verilog and/or VHDL* Experience with simulators and waveform debugging tools.* Knowledge of logic design principles along with timing and power implications* Master’s with 8-11 years of experience, PhD + 5-7 years of work experience**Preferred Qualifications:*** Experience with designing RISC-V, ARM, and/or MIPS CPU* Experience with Hardware multi-threading, virtualization, and SIMD designs* Experience with real-time microcontroller designs* Understanding of high-performance techniques and trade-offs in a CPU microarchitecture* Understanding of low-power microarchitecture techniques* Experience using a scripting language such as Perl or Python* Understanding of CPU integration at SoC level* Understanding of Safety and Security microarchitecture* and proven technologies, MIPS can accelerate development and deployment of RISC-V based solutions.**Expected Salary Range**$188,000.00 - $325,000.00The exact Salary will be determined based on qualifications, experience and location.If you need a reasonable accommodation for any part of the employment process, please contact us by email at View email address on click.appcast.io and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address.An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations.GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory.All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law
- J-18808-Ljbffr GlobalFoundries
Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior Principal IP Design Engineer in Santa Clara, CA vacancy
- ...better brings. We work every single day to design and manufacture silicon products that... ...meet specification requirements. Develops IP verification plans, test benches, and the... ...candidate must possess a BS degree in Computer Engineering/Computer Science/Electrical Engineering...SeniorInternshipLocal areaImmediate startShift work
- Advanced Micro Devices in San Jose, California is looking for a Senior ASIC Design Engineer. You will be responsible for the complete RTL design lifecycle for cutting-edge IP designs in a collaborative environment. Ideal candidates will have expertise in ASIC design, Verilog...Senior
- A leading technology company in Santa Clara is seeking an experienced Compiler Circuit Design Engineer to contribute to innovative ASIC design. In this role, you will drive the development of SRAM and register files, collaborate with compiler vendors, and integrate new...Senior
$136k - $212.75k
...protected by law.The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all... ...of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The...SeniorWork experience placement- A leading technology firm in San Jose is seeking a Design Verification Engineer to join its Internal IP DV team. The ideal candidate will develop UVM/SystemVerilog testbenches and ensure robust high-performance custom IPs. Candidates should possess strong debugging skills...SeniorRelocation packageNight shift
$154k - $286k
...Technology The AVIP (Accelerated Verification IP) and Virtual Bridge (VB) business is a... .... The AVIP / Virtual Bridge R&D team designs, implements, and productizes protocol... ...related to PCIe and CXL In this role, the engineer will be responsible for designing,...PrincipalSeniorCadence Inc
San Jose, CA6 days ago$200k - $351k
Select how often (in days) to receive an alert: Senior Principal, Design Engineering, Power Design Location: San Jose, CA, US General Overview Functional Area: Engineering (ENG) Career Stream: Engineering (ENG) Role: Senior Principal (SPR) Job Title: Senior Principal...PrincipalSeniorLocal area- Senior Principal MMIC Design Engineer page is loaded## Senior Principal MMIC Design Engineerlocations: US - Mountain View, CA: US - Field - Texastime type: Full timeposted on: Posted 16 Days Agojob requisition id: REQ31640**Be visionary**Teledyne Technologies Incorporated...PrincipalSeniorWork experience placementLocal area
- Intel Corporation in Santa Clara is looking for a Senior Principal Engineer specializing in Physical Design. This role involves driving physical design implementation for custom IP and SoC designs. The ideal candidate will have extensive experience in synthesis, static...PrincipalSenior
- Apple Inc. in Cupertino, California is seeking talented Analog Mixed-Signal designers to join their high-speed SerDes team. The role involves working on high-performance wireline transceivers and leading discussions with cross-functional teams to create specifications....Senior
- A leading semiconductor company is seeking a Senior ASIC Design Engineer to join their Silicon Design team in San Jose, CA. The ideal candidate will oversee the complete RTL design lifecycle for next-generation embedded products, ensuring design quality and timing closure...Senior
- ...will contribute to the ASIC (chip) design for high-performance network... ...work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first‑pass silicon success... ...candidate will work with senior silicon design engineers. The candidate...Principal
$190k - $270k
Detailed Description AI Architecture & Development: Lead the hands-on design and coding of RAG (Retrieval-Augmented Generation) architectures and agentic workflows. Build systems that allow hardware engineers to "query" complex design rules and legacy data with high...PrincipalSeniorTemporary workFor contractorsWork at officeShift workNight shift$168k - $264.5k
Senior Circuit Design Engineer - Power Delivery page is loaded## Senior Circuit Design Engineer - Power Deliverylocations: US, CA, Santa Clara: US,... ...and physical implementation of analog/mixed-signal circuit IPs.* Perform detailed analysis to ensure good reliability and...Senior$147.4k - $272.1k
...challenges? As part of our Hardware Technologies group, you’ll help design our next-generation, high-performance, power-efficient... ...they love with their devices! Description As a Pixel IP DMA Design Engineer in the Pixel IP team, you will work closely with architecture...Relocation$136k - $218.5k
Senior Mixed Signal Design Engineer page is loaded## Senior Mixed Signal Design Engineerlocations: US, CA, Santa Claratime type: Full timeposted on: Posted... ...high-speed protocols, and will serve as one of the key IPs in many complex SoC.**What you'll be doing:*** Work with...SeniorImmediate start$168k - $264.5k
We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If you are looking for a challenging and exciting... ...of digital and/or mixed-signal analog circuit IPs for current and voltage sensing, and common Security attacks...Senior- ...qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,... .... 5 years of experience in physical design (RTL-to-GDS) or technology development,... ...physical verification. Familiarity with IP blocks (e.g., high-performance CPU/GPU cores...SeniorWorldwide
$250k - $280k
...Ego : Selflessly collaborate towards our shared purpose. About the role: As a Principal Design Verification Engineer , you will own the verification strategy and execution for complex IPs or full‑chip SoC. You will lead a team of verification engineers, define methodologies...Principal$173.28k - $259.6k
...Validation Engineering IP Program Manager Marvell's semiconductor solutions are the essential building blocks of the data infrastructure... ...cross functional organizations, in the forms of analog, logic, design for test, layout, timing, validation, PnR, etc. Good...PrincipalMarvell
Santa Clara, CA1 day ago$150k - $220k
...our shared purpose. About the role We’re looking for highly experienced Design Verification Engineers (DVE) in the United States. The DVE is responsible for developing and verifying silicon IP. The DVE should have hands‑on experience taking leading‑edge digital silicon...Senior- Cadence Design Systems in San Jose is looking for a Sr. Principal Product Engineer to collaborate with R&D and product teams to enhance chip design software tools. The ideal candidate will have a BS in Electrical Engineering with 3+ years of experience in ASIC design methodologies...PrincipalSenior
$190.61k - $269.1k
## Senior Photonics Design Engineer, Actives DesignApplylocations: US, California, Santa Claratime type: Full timeposted on: Posted Todayjob requisition... ...*## Job Description:Intel Integrated Photonics Solutions (IPS) is at the forefront of silicon photonics integration and...SeniorLocal areaShift work$164.8k - $226.6k
...for an accommodation or an alternative application process. Principal FPGA Design Engineer Full-time Regular Professional Santa Clara, CA, US 30+... ...synthesis, timing closure, and bring-up. Develop reusable IP blocks and maintain a modular, maintainable FPGA infrastructure...PrincipalFull time- A leading technology company is seeking a Senior Verification Engineer to join their multi-media IP team. The ideal candidate will have at least 5 years of design verification experience, particularly in verifying sophisticated IPs using System Verilog. Responsibilities...Senior
$256.05k - $361.48k
# **Welcome!**## .Senior Physical Design Integration Engineer page is loaded## Senior Physical Design Integration Engineerlocations: US, California, Folsom... ...with architecture and design teams to improve IP and ultimate product quality and performance Experience...SeniorWork experience placementLocal areaImmediate startFlexible hoursShift work- ...Senior / Principal Firmware Engineer Location: Santa Clara, CA Duration: Full-time/Perm Responsible for... ...). Experience working with logic designers to architect and verify HW-SW interfaces... ...with SoC interfaces to common IP blocks such as PCIe Controllers, DDR...PrincipalSeniorPermanent employmentFull time
InterSources
Santa Clara, CA11 days ago - A leading technology company in the United States is seeking a Senior Design Verification Engineer specializing in mixed signal IP. This role involves performing functional verification, developing verification plans, and collaborating with cross-functional teams to improve...Senior
$143.5k - $266.5k
...technology. Job Title: AE - Verification IP, High-Performance Computing (HPC)... ...Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational... ...that product/technology. VIP Application Engineer is expected to be an expert in PCIe, UCIe...PrincipalSeniorCadence Inc
San Jose, CA1 day ago- NVIDIA Corporation is seeking a Senior Memory Controller Verification Engineer to join their GPU Memory Subsystem IP verification team in Santa Clara, CA. The role involves... ...ensuring code coverage, and collaborating with design and architecture teams. We're looking for...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Principal IP Design Engineer. Be the first to apply!
Related searches
- director data engineering Santa Clara, CA
- senior civil engineer project manager Santa Clara, CA
- principal cloud engineer Santa Clara, CA
- director of product engineering Santa Clara, CA
- director systems engineering Santa Clara, CA
- engineering director Santa Clara, CA
- principal infrastructure engineer Santa Clara, CA
- principal network engineer Santa Clara, CA
- chief engineer Santa Clara, CA
- data center chief engineer Santa Clara, CA