Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Design Verification Engineer

$136k - $218.5k

NVIDIA

NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to have real impact in a multifaceted, technology-focused company with product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence!

We have crafted a team of highly motivated people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

What you will be doing:

  • Work as part of Circuit Solutions Group to develop various innovative IPs for hardware security, clocking, voltage regulation and silicon correlation.

  • Own the unit and sub-system level verification of various IPs, create functional test plans, and verify using advanced verification tools, flows and methodologies.

  • Build and reform world class verification infrastructure and methodologies to meet the unique demands of custom designed IPs.

  • Engage in design specification development by participating in discussions on architecture, intent, and implementation of the various IPs.

  • Enable system level integration by working with partner teams for test development & debug and delivering Verification IPs.

  • Play a key role in development and deployment of agentic AI frameworks for DV workflows such as stimulus generation, regression triage, debug, root cost analysis etc...

What we need to see:

  • BSEE (or equivalent experience) with 5+ years' experience in unit level or sub-system level verification or MS preferred in Electrical, Computer Engineering with 3+ years’ experience in unit level or sub-system level verification.

  • Proficiency in Object Oriented Programming, Verilog, System Verilog, UVM, SVA and functional coverage development.

  • Strong skills with VCS or equivalent simulation tools like Questa is required.

  • Strong debugging and analytical skills are required.

  • Have a continuous improvement mentality and passionate about delivering bug-free first silicon.

Ways to stand out from the crowd:

  • Proficiency in developing and implementing agentic AI workflows using LLMs, Skills and industry standard agentic frameworks.

  • Strong knowledge or work experience in custom designed IPs solutions with good understanding of behavioral real number modeling of low level digital or mixed signal designs.

  • Strong knowledge or work experience in co-simulation environments such as VCS-XA or equivalent tools, Gate Level Simulation or Formal Equivalence domains.

  • Strong interpersonal skills and ability to work with on-site and remote teams.

  • Proficiency in scripting language, such as, Perl, Tcl, Make files and automation methods/algorithms a certain plus.

With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the technology world’s most desirable employers. We welcome you join our team with some of the most hard-working people in the world working together to promote rapid growth. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD.

You will also be eligible for equity and benefits ( .

Applications for this job will be accepted at least until May 24, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Design Verification Engineer in Santa Clara, CA vacancy
  • $200k - $300k

     ...with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Senior ASIC Design Verification Engineer Summary: As a Senior ASIC Verification Engineer... 
    Senior
    Full time
    Flexible hours

    Ethernovia

    San Jose, CA
    3 days ago
  •  ...Senior Design Verification Engineer Immediate need for a talented Senior Design Verification Engineer. This is a Fulltime opportunity with long-term...  ...and Technology Experience: ~ Must have skills: ASIC/SoC Design Verification, SystemVerilog, UVM, and SystemVerilog... 
    Senior
    Full time
    Immediate start

    Pyramid Corporation

    San Jose, CA
    4 days ago
  • $152.5k - $219.2k

     ...help each other grow. Because full product development-from design to qualification to production-is within our team, we're...  ...the future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    5 days ago
  •  ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup delivering...  ...using SystemVerilog and UVM. Strong experience in ASIC design verification flows and DV methodologies. Experience... 
    Senior
    Full time

    InterSources

    Santa Clara, CA
    4 days ago
  • $164.47k - $311.89k

     ...Job Description: About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry... 
    Senior
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $237k - $296k

     .... Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be responsible...  ...Experience: Typically 10+ years of industry experience in ASIC design verification. Engineers who have seen multiple chips... 
    Senior
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    4 days ago
  •  ...About the job Senior ASIC Verification Engineer (AI Hardware) Senior ASIC Verification Engineer (AI Hardware) - Remote (U.S.) - No Visa Sponsorship...  ...silicon. In this role, you'll partner closely with design, architecture, and software teams to validate complex... 
    Senior
    Remote work
    Visa sponsorship

    4 Staffing Corp

    San Jose, CA
    5 days ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is...  .... The team collaborates with the front design team to understand the clocking requirements...  ...clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams. Get involved... 
    Senior
    Work experience placement

    NVIDIA

    Santa Clara, CA
    11 days ago
  • $142.6k - $206.5k

     ...development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out... 
    Senior
    Local area
    Shift work

    Altera

    San Jose, CA
    4 days ago
  • $175k - $215k

     ...ASIC Design Verification Engineer Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most... 
    Full time
    Remote work

    Waymo

    Mountain View, CA
    4 days ago
  •  ...and Oracle. THE PERSON: We are seeking a high-impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high-performance ASIC designs. The ideal candidate brings hands-on verification... 
    Senior

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    22 hours ago
  • $116k - $189.75k

    NVIDIA’s Clocks team is looking for an experienced ASIC Design Verification engineer to join our team! The NVIDIA Clocks Team is committed to deliver high-quality clocking and reset logic to various units in SOC and GPU ASIC. The complexity of the clocks and resets design... 
    Full time

    NVIDIA

    Santa Clara, CA
    20 hours ago
  • $101k - $162k

     ...Account, please Sign-In before you apply. Job Description: ASIC Verification Engineer High Speed Interconnect Product (HSIP) Group Broadcom is...  .... • Understand chip architecture, microarchitecture and design specification. • Develop advanced verification environment... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    20 hours ago
  • $185k - $230k

     ...requirements. Discover more at Astera Labs is seeking a Principal Design Verification Engineer with strong problem-solving abilities and a passion for developing robust verification methodologies for complex ASICs. The ideal candidate will have a solid background in... 
    Full time
    Flexible hours
    Night shift

    Astera Labs

    San Jose, CA
    4 days ago
  • $115k - $268k

     ...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and... 
    Senior
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    1 day ago
  • $80 - $90 per hour

     ...looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key...  ...libraries like UVM • 10+years of ASIC design verification experience • Experience...  ...engineering/Electrical Engineering Seniority level Seniority level Not Applicable... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    3 days ago
  • $120k - $225k

     ...Design Verification Engineer We're hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life. Mythic is building the future of AI computing with breakthrough... 
    Senior

    Mythic

    Palo Alto, CA
    4 days ago
  • $97.7k - $182.62k

     ...job poster from Capgemini Engineering About the Job You're Considering...  ...forward-thinking team as a Design Verification Engineer, contributing to...  ..., experience, skills, seniority, performance, sales or revenue...  ...0-$260,000.00 6 months ago ASIC Design Verification Engineer... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    3 days ago
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet...  ...Responsible for architecting Verification Environment for ASIC SoC and providing verification support from defining... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Night shift

    Arrow ECS

    San Jose, CA
    6 days ago
  •  ...motivated and skilled FPGA Verification Engineer to join our dynamic team, working...  ...of complex FPGA designs, ensuring their functionality...  ...Strong understanding of FPGA, ASIC, RTL design principles and architectures...  ...(e.g., VHDL, Verilog). Seniority level Mid-Senior level... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    3 days ago
  •  ...communication for millions of users worldwide. **Description** As a Design Verification Engineer, you'll be at the center of our silicon design group's...  ...architectures. We're looking for engineers with hands-on ASIC design verification experience using reusable verification... 
    Worldwide
    Night shift

    Apple

    Sunnyvale, CA
    2 days ago
  •  ...Design Verification Engineer Location: Sunnyvale, CA Rate: 50/hr W2 Client is Microsoft Required: ~7+ years of ASIC verification experience ~ UVM/System Verilog ~ VCS simulator, Verdi ~2, 3 projects experience with UVM based testbench, coverage closure... 

    Omega Solutions

    Santa Clara, CA
    4 days ago
  •  ...Design Verification Engineer Imagine being part of a team that's redefining the future of mobility—where your ideas don't just sit in a lab but...  ...platforms. Participate in the bring-up and debug of ASICs. Provide support to the Product Engineering team to meet... 

    Indie Co.

    San Jose, CA
    4 days ago
  •  ...Job Title: Design verification Engineer Location: San Jose CA (Complete Onsite) Contract: 10+ Months Experience range - 5 to 15 years...  ...engineering, accompanied by a minimum of 8 years of experience in ASIC or a related field, or a Master's Degree in Electrical or... 
    Contract work
    Immediate start
    Night shift

    Apolis

    San Jose, CA
    5 days ago
  •  ...Design Verification Engineer Sunnyvale, CA Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges...  ...complex project. Advanced knowledge of standard ASIC design and verification flows, simulation and testbench development... 
    Work at office

    Baidu

    Sunnyvale, CA
    3 days ago
  •  ...Design Verification Engineer Responsibilities will include developing the verification environment; developing test plans and verifying the function of the ASIC/FPGA at both the full chip and block level. Skills: - Minimally, we are looking for someone with 1. Min... 

    Software Technology Inc

    Santa Clara, CA
    4 days ago
  •  ...ASIC Verification Engineer This role has been designed as 'Onsite' with an expectation that you will primarily work from an HPE office. Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect... 
    Work at office
    Local area

    Hewlett Packard Enterprise

    Sunnyvale, CA
    3 days ago
  • $158.6k - $317.8k

     ...we continue to grow, we're looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission of...  ...Verification Engineer to lead verification activities for complex SoC/ASIC designs. The ideal candidate will have strong expertise in... 
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    4 days ago
  •  ...silicon and software development. We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who...  ...Cornelis Networks is hiring Mid-Level and Senior ASIC Verification Engineers with advanced skills and knowledge... 
    Remote work
    Flexible hours

    Cornelis Networks

    San Jose, CA
    3 days ago
  •  ...Responsibilities: Work closely with the design team to review and understand...  ...micro-architectures Define and review verification test plans Develop block level and chip...  ...experience Advanced knowledge of standard ASIC/FPGA verification flows including... 

    Sql Pager LLC

    San Jose, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Design Verification Engineer. Be the first to apply!