Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Design Verification Engineer

$136k - $218.5k

NVIDIA

NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to have real impact in a multifaceted, technology-focused company with product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence!

We have crafted a team of highly motivated people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

What you will be doing:

  • Work as part of Circuit Solutions Group to develop various innovative IPs for hardware security, clocking, voltage regulation and silicon correlation.

  • Own the unit and sub-system level verification of various IPs, create functional test plans, and verify using advanced verification tools, flows and methodologies.

  • Build and reform world class verification infrastructure and methodologies to meet the unique demands of custom designed IPs.

  • Engage in design specification development by participating in discussions on architecture, intent, and implementation of the various IPs.

  • Enable system level integration by working with partner teams for test development & debug and delivering Verification IPs.

  • Play a key role in development and deployment of agentic AI frameworks for DV workflows such as stimulus generation, regression triage, debug, root cost analysis etc...

What we need to see:

  • BSEE (or equivalent experience) with 5+ years' experience in unit level or sub-system level verification or MS preferred in Electrical, Computer Engineering with 3+ years’ experience in unit level or sub-system level verification.

  • Proficiency in Object Oriented Programming, Verilog, System Verilog, UVM, SVA and functional coverage development.

  • Strong skills with VCS or equivalent simulation tools like Questa is required.

  • Strong debugging and analytical skills are required.

  • Have a continuous improvement mentality and passionate about delivering bug-free first silicon.

Ways to stand out from the crowd:

  • Proficiency in developing and implementing agentic AI workflows using LLMs, Skills and industry standard agentic frameworks.

  • Strong knowledge or work experience in custom designed IPs solutions with good understanding of behavioral real number modeling of low level digital or mixed signal designs.

  • Strong knowledge or work experience in co-simulation environments such as VCS-XA or equivalent tools, Gate Level Simulation or Formal Equivalence domains.

  • Strong interpersonal skills and ability to work with on-site and remote teams.

  • Proficiency in scripting language, such as, Perl, Tcl, Make files and automation methods/algorithms a certain plus.

With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the technology world’s most desirable employers. We welcome you join our team with some of the most hard-working people in the world working together to promote rapid growth. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD.

You will also be eligible for equity and benefits ( .

Applications for this job will be accepted at least until May 24, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Design Verification Engineer in Santa Clara, CA vacancy
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    3 days ago
  • Job Summary As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next‑generation firewall products meet or exceed industry‑leading requirements for features, performance, and reliability. You will define verification... 
    Senior
    Visa sponsorship
    Work visa

    Palo Alto Networks, Inc.

    Santa Clara, CA
    4 days ago
  • NVIDIA Gruppe in Santa Clara, California, is seeking a talented engineer to develop CAD software for high-performance chip design and verification. In this role, you’ll work with engineers, develop new methodologies, and co-develop EDA tools to meet NVIDIA's needs. Ideal... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • $156k - $229k

     ...area. Apply link Copy link Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field...  ...practical experience. 8 years of experience with design verification. Experience with SystemVerilog. Preferred qualifications:... 
    Senior
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    1 day ago
  •  ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup delivering...  ...using SystemVerilog and UVM. Strong experience in ASIC design verification flows and DV methodologies. Experience... 
    Senior
    Full time

    InterSources

    Santa Clara, CA
    3 days ago
  •  ...Avicena Asic Design Verification Engineer Avicena is a privately held company developing microLED based ultra-low power high bandwidth interconnects for chip-to-chip communications. This technology will revolutionize High-Performance (HPC) and Cloud computing, as well... 

    Avicena Tech

    Sunnyvale, CA
    3 days ago
  • $237k - $296k

     ...generations. Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be...  ...Experience: Typically 10+ years of industry experience in ASIC design verification. Engineers who have seen multiple chips... 
    Senior
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    5 days ago
  • $164.47k - $311.89k

     ...Job Description: About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry... 
    Senior
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • NVIDIA Gruppe is seeking a Low Power Design/Verification ASIC Engineer for New College Grad 2026 in Santa Clara, California. This role involves collaboration with architecture, design, and software teams to establish power-management solutions for NVIDIA’s advanced products... 

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • $138k - $198k

     ...Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  .... 4 years of experience with design verification. Experience in verifying digital logic at RTL using SystemVerilog/UVM for ASICs. Preferred qualifications Master's degree... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    1 day ago
  • $170k - $235k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. ASIC DESIGN VERIFICATION ENGINEER (STARSHIELD) Starshield leverages SpaceX’s Starlink technology and launch capability to support national security... 
    Senior
    Temporary work
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    2 days ago
  • Advanced Micro Devices is looking for a skilled Design Verification Engineer to join the Network Technologies Solutions Group. This role involves developing...  ...architectures and leading verification efforts on complex ASIC designs. The ideal candidate should have expertise in... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    5 days ago
  •  ...onsite at our Santa Clara, CA headquarters 3 days per week. Design Verification Engineer, Senior Staff Responsible for developing and executing SoC...  ...of verification methodologies such as UVM/OVM. Hands‑on ASIC‑SoC design verification tests and debug experience. Fluency... 
    Senior
    3 days per week

    MixMode

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...NVIDIA is actively searching for talented Senior Verification Engineers to ensure the integrity and excellence...  ...across the micro-architecture, design, verification, implementation, and post...  ...ll Be Doing: As a key member of our ASIC Verification team, you will verify the... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  •  ...class team and play a critical role in making a global impact - we want to talk to you. What you’ll do: As a Senior ASIC Design Verification Engineer, you will be responsible for verifying critical blocks in the Persimmons inference chiplet that will run the... 
    Senior
    Full time
    Flexible hours

    Persimmons

    San Jose, CA
    more than 2 months ago
  • $106.4k - $172.15k

    Palo Alto Networks, Inc. is seeking a Design Verification Engineer for the ASIC team to ensure ASICs meet industry-leading requirements for performance and reliability. This role involves defining verification methodologies and collaborating with engineers across teams... 
    Senior

    Palo Alto Networks, Inc.

    Santa Clara, CA
    5 days ago
  • $116k - $189.75k

    NVIDIA Corporation in Santa Clara is seeking an ASIC Clocks Verification Engineer to collaborate with ASIC designers and verification engineers. You will verify high-frequency clock structures and design GPU clock architecture to meet requirements. The ideal candidate... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    2 days ago
  • NVIDIA Gruppe in Santa Clara is looking for a Senior ASIC Verification Engineer to join our ASIC Verification team. This role involves verifying the...  ...GPUs and collaboration with various teams to ensure the design's correctness. The ideal candidate will hold a Bachelor's... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • NVIDIA Corporation is hiring a Senior ASIC Verification Engineer in Santa Clara, California. This position involves verifying designs and implementations of cutting-edge SoCs and GPUs, along with defining verification strategies and collaborating with ASIC designers. Candidates... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

     ...boundaries of computing innovation. Our ASIC Verification Engineers focus on developing the world’s top SoCs and GPUs. Joining us as a Senior ASIC Verification Engineer - GPU means working...  ...’s future. Responsibilities Verify the design and implementation of the industry’s... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is...  .... The team collaborates with the front design team to understand the clocking requirements...  ...clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams. Get involved... 
    Senior
    Work experience placement

    NVIDIA

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

    Senior ASIC Verification Engineer page is loaded## Senior ASIC Verification Engineerlocations: US, CA, Santa Claratime type: Full timeposted on: Posted...  ...Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    5 days ago
  •  ...TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes...  ...Verilog/System Verilog, and collaborating with verification teams. The candidate must have a Bachelor's degree... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    1 day ago
  • A leading technology company is seeking a Cellular ASIC Design Engineer to develop and optimize the design and methodology for integrated circuits in advanced process technologies. The role requires a strong VLSI background, with responsibilities including timing closure... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    5 days ago
  • $170k - $230k

    SpaceX is seeking a Sr. SOC/ASIC Physical Design Engineer to develop next-generation silicon for space and ground infrastructures. You'll work with top engineers across various disciplines to enhance the Starlink network, enabling connectivity globally. Ideal candidates... 
    Senior

    jobr.pro

    Sunnyvale, CA
    4 days ago
  • NVIDIA Gruppe is looking for a skilled physical designer to handle the design and implementation of GPUs and other ASICs targeted at diverse markets such as desktop and mobile. Ideal candidates will possess at least 5 years of experience in VLSI design implementation,... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • A leading technology company in Santa Clara is seeking an experienced Compiler Circuit Design Engineer to contribute to innovative ASIC design. In this role, you will drive the development of SRAM and register files, collaborate with compiler vendors, and integrate new... 
    Senior

    Apple Inc.

    Santa Clara, CA
    3 days ago
  • $163k - $237k

    Google Inc. in Sunnyvale is seeking a Senior Physical Design Flow and Methodology Engineer to shape AI/ML hardware acceleration. You will drive TPU technology,...  ...millions worldwide, ensuring high-quality results for all ASIC tapeouts. The ideal candidate has at least 8 years of... 
    Senior
    Worldwide

    Google Inc.

    Sunnyvale, CA
    4 days ago
  • $136k - $264.5k

    A leading technology company in Santa Clara seeks an experienced ASIC Design Engineer to design GPU sub-systems and implement architectural features. The ideal candidate has over 5 years of ASIC development experience, a master's degree in electrical or computer engineering... 
    Senior

    NVIDIA

    Santa Clara, CA
    2 days ago
  • SPACE EXPLORATION TECHNOLOGIES CORP (SpaceX) in Sunnyvale, CA is looking for a Sr. SOC/ASIC Physical Design Engineer. The role involves developing cutting-edge silicon for deployment in space and improving physical design methodologies to enhance the Starlink network. Ideal... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Design Verification Engineer. Be the first to apply!