Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. Staff ASIC Design Verification Engineer

$237k - $296k

Rivian

About Rivian

Rivian is on a mission to keep the world adventurous forever. This goes for the emissions-free Electric Adventure Vehicles we build, and the curious, courageous souls we seek to attract.


As a company, we constantly challenge what's possible, never simply accepting what has always been done. We reframe old problems, seek new solutions and operate comfortably in areas that are unknown. Our backgrounds are diverse, but our team shares a love of the outdoors and a desire to protect it for future generations.


Role Summary

We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be responsible for the end-to-end functional verification of our next-generation SoC.

Responsibilities

  • Drive end-to-end functional and performance verification of AI accelerator architectures: Ensure bit-accurate numerical integrity and high-bandwidth dataflow for production-scale CNN and Transformer workloads.
  • Verification Methodology: Leverage SystemVerilog/UVM for Coverage-Driven Verification (CDV) to reach aggressive functional targets. Apply Formal Verification (SVA) to exhaustively prove corner cases in safety-critical arbiters, state machines, and concurrency logic where simulation falls short.
  • Advanced Methodologies (nice-to-have): Strategize and Implement LLM-augmented workflows for Front End Development.
  • Safety-Critical Verification (nice-to-have): Develop and execute verification plans compliant with ISO 26262 standards. Conduct Fault Injection Analysis (FIA) to verify safety mechanisms (ECC, Parity, BIST).
  • Hardware-Software Co-Verification (nice-to-have): Collaborate with firmware teams using Emulation and FPGA prototyping to run full-stack software.
Qualifications
  • Experience: Typically 10+ years of industry experience in ASIC design verification. Engineers who have seen multiple chips from "concept to tape-out."
  • Education: BS/MS or PhD in Electrical Engineering or Computer Engineering.
  • Hardware Knowledge:
    • Deep understanding of Computer Architecture.
    • Memory hierarchies (Cache, DMA, and DDR/HBM).
    • Interconnect protocols (NoC - Network on Chip).
    • Low-power design verification (UPF/CPF).
  • Bonus Skills / Experience:
    • Specialized hardware like Systolic Arrays, Vector Processors, or Neural Processing Units (NPUs).
    • Understanding of how CNN and Transformer networks map to hardware.
    • Compilers and toolchains

Pay Disclosure

The salary range for this role is $237,000 - $296,000 for Palo Alto based applicants. This is the lowest to highest salary we in good faith believe we would pay for this role at the time of this posting. An employee's position within the salary range will be based on several factors including, but not limited to, specific competencies, relevant education, qualifications, certifications, experience, skills, geographic location, shift, and organizational needs. The successful candidate may be eligible for annual performance bonus and equity awards.

We offer a comprehensive package of benefits for full-time and part-time employees, their spouse or domestic partner, and children up to age 26, including but not limited to paid vacation, paid sick leave, and a competitive portfolio of insurance benefits including life, medical, dental, vision, short-term disability insurance, and long-term disability insurance to eligible employees. You may also have the opportunity to participate in Rivian's 401(k) Plan and Employee Stock Purchase Program if you meet certain eligibility requirements. Full-time employee coverage is effective on their first day of employment. Part-time employee coverage is effective the first of the month following 90 days of employment. More information about benefits is available at rivianbenefits.com.

You can apply for this role through careers.rivian.com (or through internal-careers-rivian.icims.com if you are a current employee). This job is not expected to be closed any sooner than April 30, 2026.

Equal Opportunity

Rivian is an equal opportunity employer and complies with all applicable federal, state, and local fair employment practices laws. All qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, ancestry, sex, sexual orientation, gender, gender expression, gender identity, genetic information or characteristics, physical or mental disability, marital/domestic partner status, age, military/veteran status, medical condition, or any other characteristic protected by law.

Rivian is committed to ensuring that our hiring process is accessible for persons with disabilities. If you have a disability or limitation, such as those covered by the Americans with Disabilities Act, that requires accommodations to assist you in the search and application process, please email us at View email address on click.appcast.io.

Candidate Data Privacy

Rivian may collect, use and disclose your personal information or personal data (within the meaning of the applicable data protection laws) when you apply for employment and/or participate in our recruitment processes ("Candidate Personal Data"). This data includes contact, demographic, communications, educational, professional, employment, social media/website, network/device, recruiting system usage/interaction, security and preference information. Rivian may use your Candidate Personal Data for the purposes of (i) tracking interactions with our recruiting system; (ii) carrying out, analyzing and improving our application and recruitment process, including assessing you and your application and conducting employment, background and reference checks; (iii) establishing an employment relationship or entering into an employment contract with you; (iv) complying with our legal, regulatory and corporate governance obligations; (v) recordkeeping; (vi) ensuring network and information security and preventing fraud; and (vii) as otherwise required or permitted by applicable law.


Rivian may share your Candidate Personal Data with (i) internal personnel who have a need to know such information in order to perform their duties, including individuals on our People Team, Finance, Legal, and the team(s) with the position(s) for which you are applying; (ii) Rivian affiliates; and (iii) Rivian's service providers, including providers of background checks, staffing services, and cloud services.


Rivian may transfer or store internationally your Candidate Personal Data, including to or in the United States, Canada, the United Kingdom, and the European Union and in the cloud, and this data may be subject to the laws and accessible to the courts, law enforcement and national security authorities of such jurisdictions.


Please note that we are currently not accepting applications from third party application services.
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Sr. Staff ASIC Design Verification Engineer in Palo Alto, CA vacancy
  • $170k - $235k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. ASIC DESIGN VERIFICATION ENGINEER (STARSHIELD) Starshield leverages SpaceX’s Starlink technology and launch capability to support national security efforts... 
    Senior
    Temporary work
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    3 days ago
  • $170k - $240k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At the company we’re leveraging our experience in building rockets and spacecraft to deploy Starlink... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    United States Digital Space LLC

    Sunnyvale, CA
    23 hours ago
  • $106.4k - $172.15k

     ...solving, stronger relationships, and the kind of precision that drives great outcomes. Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Senior
    Work experience placement
    Remote work

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $175k - $215k

     ...ASIC Design Verification Engineer Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most... 
    Suggested
    Full time
    Remote work

    Waymo

    Mountain View, CA
    4 days ago
  •  ...Avicena Asic Design Verification Engineer Avicena is a privately held company developing microLED based ultra-low power high bandwidth interconnects for chip-to-chip communications. This technology will revolutionize High-Performance (HPC) and Cloud computing, as well... 

    Avicena Tech

    Sunnyvale, CA
    4 days ago
  •  ...and Oracle. THE PERSON: We are seeking a high-impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high-performance ASIC designs. The ideal candidate brings hands-on verification... 
    Senior

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    1 day ago
  • $138k - $317.8k

    Bright Vision Technologies seeks an experienced Principal Design Verification Engineer to support the verification of high-performance SoC designs in Santa Clara, CA. The ideal candidate will have strong expertise in SystemVerilog, UVM, and verification methodologies.... 
    Senior
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    2 days ago
  • NVIDIA Gruppe is seeking a Low Power Design/Verification ASIC Engineer for New College Grad 2026 in Santa Clara, California. This role involves collaboration with architecture, design, and software teams to establish power-management solutions for NVIDIA’s advanced products... 

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $138k - $198k

    ASIC Design Verification Engineer, AI and Infrastructure Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 4 years of experience with design verification. Experience... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • Qualcomm is seeking an ASIC Engineer to define, design, optimize, and document IP development for high-performance products. The role involves collaboration with cross-functional teams and requires strong ASIC knowledge. Candidates should have a degree in Science, Engineering... 

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $138k - $198k

     ...Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  .... 4 years of experience with design verification. Experience in verifying digital logic at RTL using SystemVerilog/UVM for ASICs. Preferred qualifications Master's degree... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $152.1k - $246.05k

    Job Summary As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next‑generation firewall products meet or exceed industry‑leading requirements for features, performance, and reliability. Your responsibilities include... 
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    2 days ago
  • NVIDIA Gruppe in Santa Clara, California, is seeking a talented engineer to develop CAD software for high-performance chip design and verification. In this role, you’ll work with engineers, develop new methodologies, and co-develop EDA tools to meet NVIDIA's needs. Ideal... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $170k - $235k

    A leading aerospace company is seeking a Sr. ASIC Design Verification Engineer for its Starshield team in Palo Alto, California. The role involves developing advanced digital ASICs for national security applications. Candidates should have a Bachelor's in engineering, 5... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    3 days ago
  • $153.2k - $229.8k

    Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: Qualcomm is a company of inventors...  ...Age - and this is where you come in as an ASIC Design Verification Engineer. The team is responsible for the complete... 
    Work experience placement

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $170k - $230k

    Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out...  ...generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    1 day ago
  • $156k - $229k

     ...area. Apply link Copy link Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field...  ...practical experience. 8 years of experience with design verification. Experience with SystemVerilog. Preferred qualifications:... 
    Senior
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $120k - $225k

     ...Design Verification Engineer We're hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life. Mythic is building the future of AI computing with breakthrough... 
    Senior

    Mythic

    Palo Alto, CA
    4 days ago
  • $138k - $198k

     ...Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  .... 4 years of experience with design verification. Experience with SystemVerilog/Verilog...  ...logic at RTL using SystemVerilog/UVM for ASICs. Familiarity with ASIC standard interfaces... 
    Worldwide

    Google Inc.

    Sunnyvale, CA
    3 days ago
  •  ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup delivering...  ...using SystemVerilog and UVM. Strong experience in ASIC design verification flows and DV methodologies. Experience... 
    Senior
    Full time

    InterSources

    Santa Clara, CA
    4 days ago
  •  ...Senior Staff Design Verification Engineer At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of...  ...verification methodologies such as UVM/OVM etc. Hands on ASIC-SoC Design verification tests and debug experience.... 
    Senior
    3 days per week

    d-Matrix

    Santa Clara, CA
    5 days ago
  • $105k - $260k

     ...Design Verification Engineer Ventana is building the highest-performance RISC-V CPUs on the planet—designed for data center, AI, and edge workloads, with real silicon, not slideware. Our second-generation Veyron core (V2) is on track to ship early next year, featuring... 
    Senior
    Contract work
    Work at office

    Ventana Micro Systems

    Cupertino, CA
    2 days ago
  • $164.47k - $311.89k

     ...Description: About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement... 
    Senior
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  •  ...Annapurna Labs, part of AWS Utility Computing, designs silicon and software to accelerate...  ...and optimize next‑generation physical verification and integration methodologies using...  ...for physical design work. Mentor junior engineers on physical verification methodologies... 
    Senior

    Itlearn360

    Cupertino, CA
    2 days ago
  • $170k - $235k

    A leading aerospace company in Palo Alto is seeking a Sr. ASIC Design Engineer for the Starshield project, focusing on advanced technology for national security. Responsibilities include designing digital ASICs and collaborating with various teams. Ideal candidates have... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    4 days ago
  • $168k - $264.5k

     ...actively searching for talented Senior Verification Engineers to ensure the integrity and excellence...  ...working across the micro-architecture, design, verification, implementation, and post...  ...ll Be Doing: As a key member of our ASIC Verification team, you will verify the... 
    Senior

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $115k - $268k

     ...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and... 
    Senior
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    4 days ago
  • $116k - $166k

     ...helpful experiences. We research, design, and develop new technologies...  ...'s degree in Electrical Engineering, Computer Science, a related...  ...creating and utilizing UVM-based verification environments. Experience with...  .... Familiarity with ASIC standard interfaces and memory... 
    Worldwide

    Google Inc.

    Mountain View, CA
    2 days ago
  • $138k - $198k

     ...Bachelor's degree in Electrical Engineering, Computer Science, a related...  ...and utilizing UVM-based verification environments. Experience with...  ...applications. Familiarity with ASIC standard interfaces and...  ...verification of complex digital design blocks by analyzing specifications... 

    Google Inc.

    Mountain View, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. Staff ASIC Design Verification Engineer. Be the first to apply!