Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Design Verification Engineer

AMD

What You Do at AMD Changes Everything At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. The Role As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for next-generation server processors. You will develop and enhance CPU-level testbenches used by core verification and debug teams to validate complex subsystems, working closely with globally distributed engineering teams. This role focuses on enabling high-quality CPU verification through robust infrastructure and offers exposure to advanced methodologies, including AI-driven development and debug, to improve efficiency and accelerate product delivery. The Person You’re a collaborative engineer who communicates clearly and works effectively across globally distributed teams. You take ownership of your work and approach problems with strong analytical thinking and attention to detail. You are adaptable, proactive, and comfortable supporting shared infrastructure used by multiple stakeholders, and you contribute positively in a fast-paced, team-oriented environment. Key Responsibilities Develop and maintain CPU-level testbench infrastructure using C++ Build scalable verification environments supporting CPU subsystems and core-level validation Write and enhance tests and components using C++, SystemVerilog, and UVM Collaborate with design, verification, and debug teams across global locations Debug testbench and design issues using software models and analysis tools Contribute to verification quality metrics and coverage closure Support integration of testbench infrastructure with broader verification workflows Apply modern methodologies, including AI-driven techniques, to improve verification efficiency Preferred Experience Strong C/C++ programming and software development skills Experience building or maintaining verification testbenches Understanding of CPU or processor microarchitecture Background in design verification (CPU, memory, networking, or similar domains) Experience with SystemVerilog and UVM Familiarity with RTL design (Verilog or equivalent) Scripting experience (Python, Perl, or similar) Academic Credentials Bachelors or Masters degree in Electrical Engineering preferred This role is not eligible for visa sponsorship. Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy. #J-18808-Ljbffr

Vacancy posted 18 hours ago
Similar jobs that could be interesting for youBased on the Senior Design Verification Engineer in Santa Clara, CA vacancy
  •  ...experience. Job Requirements Architect block and full-chip verification environments using HVLs and constrained random techniques for...  ...in C, SV, UVM. Debug RTL and Gate simulations and work with design engineers to verify fixes. Write diagnostics for validation of FPGA prototype... 
    Senior

    Mirafra Technologies

    San Jose, CA
    18 hours ago
  •  ...We are seeking a Principal Design Verification Engineer to lead the verification of complex SoCs and network switching solutions. This role involves developing advanced verification environments, driving verification methodologies, and collaborating closely with design... 
    Senior

    Gravity Infosolutions

    Santa Clara, CA
    17 hours ago
  •  ...services based on turnkey, Offshore design center (ODC) or staff...  ...SoC/ASIC RTL Design, UVM based verification, Emulation, FPGA based...  ...bring up. We are looking for a Senior Design Verification who can work...  ...and collaborate with design engineers to resolve issues. Drive functional... 
    Senior

    Prodapt

    Sunnyvale, CA
    17 hours ago
  • $130k - $160k

     ...Team Credo is seeking a Design Verification Engineer to ensure the quality and performance of complex digital designs through rigorous verification. You’ll develop and execute verification plans, build scalable reusable testbenches, write SV‑UVM sequences, debug issues... 
    Senior

    Credo

    San Jose, CA
    18 hours ago
  • ScOp Venture Capital is looking for a Senior Design and Verification Engineer to work on cutting-edge AI systems for EDA. You will collaborate closely with AI engineers to innovate chip design workflows and shape how AI understands engineering processes. The ideal candidate... 
    Senior

    ScOp Venture Capital

    Santa Clara, CA
    2 days ago
  •  ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background...  ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new... 
    Senior

    Infobahn Softworld Inc

    Santa Clara, CA
    5 days ago
  •  ...ChipAgents is reinventing semiconductor design and verification through agentic AI workflows. Founded...  ..., and simulation, enabling engineers to achieve unprecedented productivity...  ...Overview We are seeking a highly capable Senior Design and Verification Engineer to join... 
    Senior
    Shift work

    ScOp Venture Capital

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for the world’s leading GPUs and SoCs. This position offers an outstanding opportunity to influence the performance of the next generation GPU and SoC, allowing you... 
    Senior
    Work experience placement
    Remote work

    Nvidia Corporation

    Santa Clara, CA
    2 days ago
  • AMD is seeking a skilled Design Verification Engineer in Santa Clara, CA, to drive verification closure on complex ASIC designs. The role requires hands-on verification expertise and strong debugging skills across architecture and RTL. The ideal candidate will develop... 
    Senior

    AMD

    Santa Clara, CA
    2 days ago
  • $145k - $234.5k

    Senior ASIC Design Verification Engineer (Hardware) Senior ASIC Design Verification Engineer (Hardware) Direct message the job poster from Palo Alto Networks At Palo Alto Networks everything starts and ends with our mission: Being the cybersecurity partner of choice,... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    2 days ago
  •  ...of patients worldwide. We’re a team of engineers, clinicians, and innovators united by one...  ...here. Roles & Responsibilities Verification of FPGA’s on daVinci systems for RTL functional...  ...development UVM Work closely with the design team to review specifications and architecture... 
    Senior
    Local area
    Worldwide

    Intuitive

    Sunnyvale, CA
    2 days ago
  • Roles & Responsibilities Verification of FPGA's on daVinci systems for RTL functional correctness Starting from test-planning to closing...  ...Hands‑on testbench development UVM Work closely with the design team to review specifications and architecture, extract features... 
    Senior
    Local area
    Flexible hours
    Shift work

    Intuitive Surgical, Inc.

    Sunnyvale, CA
    2 days ago
  • $156k - $229k

     ...area. Apply link Copy link Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field...  ...practical experience. 8 years of experience with design verification. Experience with SystemVerilog. Preferred qualifications:... 
    Senior
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    4 days ago
  •  ...Architect Labs is a frontier AI lab for chip design. We build AI models and tools for on-...  ..., drive, and coordinate validation, verification, and integration flows across multiple...  ...Bachelor's, Master's, or PhD in Electrical Engineering, Computer Engineering, or a closely... 
    Senior
    Night shift

    Architect Labs

    Palo Alto, CA
    17 hours ago
  • $115k - $268k

     ...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and... 
    Senior
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    2 days ago
  •  ...environments, including Goldman Sachs, IBM Cloud, Microsoft Azure and Oracle. THE PERSON: We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership and the ability to drive verification closure on complex, high‑performance ASIC designs... 
    Senior

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    5 days ago
  • $163k - $237k

     ...Bachelor's degree in Electrical Engineering, Computer Science...  ...working with Computer-aided design (CAD). Experience with SystemVerilog...  ...Design, Automation, Design Verification Test. Preferred...  ...AI/ML‑driven systems. As a Senior Engineer within Google’s silicon... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • Job Openings (Mid/Sr/Princ) Verification Design Engineer (UVM) About the job (Mid/Sr/Princ) Verification Design Engineer (UVM) In this role, you will be driving the verification effort and methodology while working closely with architects, designers, and ML software engineers... 
    Senior

    Thrive Recruitment Agency

    Sunnyvale, CA
    2 days ago
  • $163k - $237k

     ...Apply Bachelor's degree in electrical engineering or computer science, or equivalent practical...  .... 8 years of experience with verification methodologies and languages (e.g., UVM...  ...company objectives. Experience leading design verification of IPs or subsystems delivered... 
    Senior
    Full time
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $163k - $237k

     .... Minimum qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field...  ...equivalent practical experience. 8 years of experience in both Design Verification (UVM/SystemVerilog) and Hardware Emulation. Experience... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $156k - $229k

     ...qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...experience. 5 years of experience in verification methodologies and languages such as...  ...architecture. Experience in low-power design verification. Experience with... 
    Senior
    Full time
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $150k - $165k

    Sr Design Verification Engineer Full-time: Salary + Benefits + Bonuses / Contractor Work Status: US citizen or Lawful Permanent Resident. Location: Sunnyvale CA Digital ASIC Verification Engineer We are looking for an experienced Digital ASIC Verification Engineer to... 
    Senior
    Permanent employment
    Full time
    For contractors
    Local area

    Encore Semi, Inc.

    Sunnyvale, CA
    2 days ago
  •  ...POSITION: Senior DV Engineer Who We Are: Quest Global delivers world-class end-to-end engineering...  ..., but also perpetually driven to design, develop, and test as a trusted partner...  ...leading and executing end-to-end design verification activities for IP, Subsystem, or SoC-level... 
    Remote work

    RD SOLUTIONS INC

    San Jose, CA
    1 day ago
  •  ...Looking for Design Verification Engineer with following skills: UVM / UPF / VIP System Verilog / VHDL SOC verification Python or TCL Seniority level Associate Employment type Contract Job function Management, Design, and Information Technology Industries Staffing and... 
    Contract work

    Millennium Software

    San Jose, CA
    18 hours ago
  • $80 - $90 per hour

     ...Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will...  ...’s degree in computer engineering/Electrical Engineering Seniority level Seniority level Not Applicable Employment type Employment... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    17 hours ago
  •  ...Location: San Jose, CA Looking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR...  ...ingAnalyze protocol-level failures and debug iss uesWork with design teams to ensure spec complia Required Ski lls: Strong knowledge... 

    Lorven Technologies

    San Jose, CA
    18 hours ago
  •  ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job... 

    Apple

    Cupertino, CA
    1 day ago
  • $119.8k - $258k

     ...We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. This role involves...  ...related field 5+ years of SoC Design Verification experience Seniority Level Mid-Senior level Employment Type Full-time Industry... 
    Full time

    Sintegra

    Sunnyvale, CA
    18 hours ago
  •  ...to collaborate, contribute, and revolutionize AI silicon and system. Job Description We are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will thrive... 
    Work at office

    Baidu

    Sunnyvale, CA
    17 hours ago
  • $190k - $230k

     ...high‑speed inference. Key Responsibilities Work with architects, designers, post‑silicon and software engineers to ensure a high‑quality design that works for silicon. Develop and implement verification strategies, detailed tests and coverage plans based on micro‑architecture... 

    Cerebras

    Sunnyvale, CA
    17 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Design Verification Engineer. Be the first to apply!