Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior CPU Design Verification Engineer, Emulation

$163k - $237k

Google

Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Austin, TX, USA; Mountain View, CA, USA; Portland, OR, USA; Poughkeepsie, NY, USA. Minimum qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 8 years of experience in both Design Verification (UVM/SystemVerilog) and Hardware Emulation. Experience reproducing post-silicon lab failures in emulation or simulation environments. Experience with industry-standard debug tools (e.g., Synopsys Verdi, Cadence SimVision) and scripting languages (Python, TCL, Bash) to automate debug workflows. Preferred qualifications Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture. Understanding of CPU/SoC micro-architecture. Knowledge of standard high-speed protocols (e.g., PCIe, CXL, AMBA). Expertise parsing post-silicon diagnostic artifacts like scan dumps, OS logs, and JTAG traces. Excellent communication skills to translate complex technical issues across distinct engineering domains. About The Job Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct‑to‑consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. US: $163000 - $237000 (USD) + 15% bonus target + equity + benefits Responsibilities Act as the critical bridge between Emulation, Design Verification (DV), and Register-Transfer Level (RTL) teams to accelerate root‑cause analysis. Correlate DV simulation failures with emulation results by analyzing SystemVerilog/UVM testbenches. Lead post‑silicon debug by analyzing lab artifacts (scan dumps, software logs) to reproduce silicon bugs in emulation. Create tools and scripts to automate debug pipelines and bridge software workloads with hardware triggers. Utilize deep micro‑architecture knowledge to rapidly isolate complex hardware issues. Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form. #J-18808-Ljbffr Google

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior CPU Design Verification Engineer, Emulation in Mountain View, CA vacancy
  • $156k - $229k

     ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...experience. 5 years of experience in verification methodologies and languages...  .... Experience in low-power design verification. Experience...  ...design verification for future CPU developments. Perform functional... 
    Senior
    Full time
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  •  ...frontier AI lab for chip design. We build AI models...  ...coordinate validation, verification, and integration flows...  ...simulation- and emulation-ready collateral that...  ...or PhD in Electrical Engineering, Computer Engineering,...  ...ideally ACE for coherent CPU interfaces) CPU subsystems... 
    Senior
    Night shift

    Architect Labs

    Palo Alto, CA
    1 hour ago
  •  ...based on turnkey, Offshore design center (ODC) or staff augmentation...  ...ASIC RTL Design, UVM based verification, Emulation, FPGA based validation, DFT...  ...up. We are looking for a Senior Design Verification who can...  ...collaborate with design engineers to resolve issues. Drive... 
    Senior

    Prodapt

    Sunnyvale, CA
    2 hours ago
  • $163k - $237k

     ...Bachelor's degree in electrical engineering or computer science, or...  ...8 years of experience with verification methodologies and languages (...  ...analysis. Experienced in ARM or CPU based subsystem verification....  ...objectives. Experience leading design verification of IPs or... 
    Senior
    Full time
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $120k - $225k

     ...Description Job Description We’re hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs...  ..., architecture modeling, custom analog IP, compiler, emulation, and post-silicon teams to ensure the full system operates... 
    Senior

    Mythic

    Palo Alto, CA
    3 days ago
  •  ...worldwide. We’re a team of engineers, clinicians, and innovators...  ...Roles & Responsibilities Verification of FPGA’s on daVinci systems...  ...UVM Work closely with the design team to review specifications...  ...debugging Experience with Emulation/FPGA prototyping and Formal... 
    Senior
    Local area
    Worldwide

    Intuitive

    Sunnyvale, CA
    1 day ago
  • Roles & Responsibilities Verification of FPGA's on daVinci systems for RTL functional correctness...  ...development UVM Work closely with the design team to review specifications and...  ...testing, and debugging Experience with Emulation/FPGA prototyping and Formal is a plus Experience... 
    Senior
    Local area
    Flexible hours
    Shift work

    Intuitive Surgical, Inc.

    Sunnyvale, CA
    1 day ago
  • $237k - $356k

     ...us. Ampere is a semiconductor design company for a new era, leading...  ...with an innovative approach to CPU design focused on high-performance...  ...apply! About The Role As a Senior Principal Emulation & FPGA Prototyping Verification Engineer, you will apply extensive, specialized... 
    Senior
    Local area

    Ampere

    Santa Clara, CA
    1 day ago
  •  ...diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. The Role As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for... 
    Senior

    AMD

    Santa Clara, CA
    2 hours ago
  • $130k - $160k

     ...Team Credo is seeking a Design Verification Engineer to ensure the quality and performance of complex digital designs through rigorous verification...  ...Verify PCIe subsystems and other interfaces (I2C/I3C/SMBus/CPU/UART/SPI) at block and subsystem levels (e.g., PHY, controller... 
    Senior

    Credo

    San Jose, CA
    2 hours ago
  • $150k - $165k

    Sr Design Verification Engineer Full-time: Salary + Benefits + Bonuses / Contractor Work Status: US citizen or Lawful Permanent Resident. Location...  ...and constrained random verification Familiarity with ARM/CPU architecture and OOP concepts Proficiency in Python scripting... 
    Senior
    Permanent employment
    Full time
    For contractors
    Local area

    Encore Semi, Inc.

    Sunnyvale, CA
    1 day ago
  • $128k

     ...Comprising brilliant engineers and visionaries, the team designs and develops...  ...looking for a SOC Verification Engineer who will be...  ...levels Entry-level, Senior, Staff, Senior-Staff...  ...Experience verifying CPU/GPU/IPs integration...  ...UPF Low power DV, Emulation experience Benefits... 
    Hourly pay
    Temporary work
    Flexible hours
    Night shift

    Tesla

    Palo Alto, CA
    1 day ago
  • We are seeking a Design Verification Engineer to develop and maintain UVM-based verification environments for CPU subsystems. Responsibilities Verify CPU cores, pipelines, and instruction execution Implement constrained-random testing and advanced testbench architectures... 

    ACL Digital

    Los Gatos, CA
    1 day ago
  • $188k - $312k

     ...of AI — on Earth and beyond. Tesla is looking for Senior, Staff level Design Verification Engineer for Pre‑Silicon Verification of block and top‑level...  ..., memory and IO subsystems at block and SoC levels Emulation experience on platforms such as Palladium or Zebu Proven... 
    Senior
    Hourly pay
    Full time
    Temporary work
    Flexible hours
    Night shift

    Tesla

    Palo Alto, CA
    1 day ago
  • $145k - $234.5k

    Senior ASIC Design Verification Engineer (Hardware) Senior ASIC Design Verification Engineer (Hardware) Direct message the job poster from Palo Alto...  ...will work on diverse platforms including simulation, emulation, and silicon validation. Your Impact Collaborate with... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    1 day ago
  •  ...of GPU RTL model on an emulation platform. Support several...  ...emulation usage models and the engineering staff. Responsibilities...  .... Work directly with verification and regression teams, the RTL design team, and the software...  ...and/or multi-processor CPU design. Ability to triage... 

    WinMax Systems Corporation

    Mountain View, CA
    1 day ago
  • $168k - $264.5k

    NVIDIA is seeking a Senior Verification Engineer for their Emulation division in Santa Clara, CA. The ideal candidate will support diverse emulation environments and collaborate with multiple teams while bringing SoCs up on emulation and debugging issues. This role requires... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • NVIDIA is seeking a Senior Performance Verification Engineer in Santa Clara, CA. This role involves defining and implementing performance verification strategies for CPU designs, analyzing workloads to identify performance bottlenecks, and leading junior engineers. The... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • AMD is seeking a Senior CPU Design Verification Engineer to develop and enhance CPU-level testbench infrastructure for next-generation processors. This role involves working collaboratively with global teams to ensure high-quality verification through advanced methodologies... 
    Senior

    AMD

    Santa Clara, CA
    1 day ago
  • $200k - $320k

     ...looking for a experienced Design Verification engineer with at least 5 years of pre...  ...functional closure. This is a senior individual-contributor role...  ...IP to SOC-level and to emulation for our AI accelerator silicon...  ...System Verification ~ CPU Subsystem/IP integration... 
    H1b
    Visa sponsorship
    Work visa
    Flexible hours
    Night shift

    DensityAI

    Mountain View, CA
    a month ago
  • NVIDIA is seeking a Senior Verification Engineer for the CPU Verification Team in Santa Clara, California. You will define and execute verification strategies...  ...has extensive experience in verification for CPU designs, a strong understanding of verification guidelines, and... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $156k - $229k

    A leading technology company in Mountain View is seeking a Verification Engineer to develop cutting-edge custom silicon solutions for their products...  ...methodologies. Responsibilities include verifying designs, debugging, providing test plans, and conducting performance... 
    Senior

    Google

    Mountain View, CA
    1 day ago
  • $168k - $264.5k

     ...NVIDIA, we are redefining the future of computing! As a Senior Verification Engineer on our CPU Verification Team, you will play a pivotal role in our...  ...execution of verification strategies for sophisticated CPU designs. Apply brand new verification methodologies and... 
    Senior
    Work experience placement

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $70 - $85 per hour

    A technology company in California is seeking a Design Verification Engineer to develop and maintain verification environments for CPU subsystems. Responsibilities include verifying CPU cores, implementing constrained-random testing, and debugging functional issues. Candidates... 
    Senior
    Hourly pay

    ACL Digital

    Los Gatos, CA
    1 day ago
  • $168k - $310.5k

    NVIDIA AI is seeking a Senior Verification Engineer to join the Emulation division in Santa Clara, CA. The role involves supporting emulation environments and collaborating with multiple teams to ensure SoC functionality and performance. Ideal candidates should have an... 
    Senior

    NVIDIA AI

    Santa Clara, CA
    1 day ago
  • $156k - $229k

     ...behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a...  ...You will collaborate closely with design and verification engineers in active projects and perform exceptional verification. Using... 
    Senior
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  •  ...experience. Job Requirements Architect block and full-chip verification environments using HVLs and constrained random techniques for...  ...in C, SV, UVM. Debug RTL and Gate simulations and work with design engineers to verify fixes. Write diagnostics for validation of FPGA prototype... 
    Senior

    Mirafra Technologies

    San Jose, CA
    2 hours ago
  • $115k - $268k

     ...major strategic investors, with a mission to develop top-tier CPU cores for cloud, enterprise, 5G, and Edge computing. Join...  ...startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems.... 
    Senior
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    1 day ago
  • $190k - $230k

     ...Responsibilities Work with architects, designers, post‑silicon and software engineers to ensure a high‑quality design...  ...silicon. Develop and implement verification strategies, detailed tests and...  ...complex issues across simulation, emulation, and silicon bring‑up phases. Continuously... 

    Cerebras

    Sunnyvale, CA
    2 hours ago
  •  ...system. Job Description We are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The...  ...coverage model and automation of regression suite. Support emulation and silicon bring up debug with your smart ideas to duplicate... 
    Work at office

    Baidu

    Sunnyvale, CA
    1 hour ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior CPU Design Verification Engineer, Emulation. Be the first to apply!