(Mid/Sr/Princ) Verification Design Engineer (UVM)
Thrive Recruitment Agency
Job Openings (Mid/Sr/Princ) Verification Design Engineer (UVM) About the job (Mid/Sr/Princ) Verification Design Engineer (UVM) In this role, you will be driving the verification effort and methodology while working closely with architects, designers, and ML software engineers. You will be creating a UVM testbench environment for a custom AI processor, including testbenches, tests, regressions, and functional coverage to achieve zero bug escapes. The UVM environment will co-exist with AMS testbenches to provide strong verification of the novel Celestial AI architecture that enables higher scalable performance than traditional designs. The extended environment you create will be used to cover iterative and fast-paced HLS-generated code.
ESSENTIAL DUTIES AND RESPONSIBILITIES:
Create UVM testbench Environment, interfacing with Digital AMS and Software Develop infrastructure, testbenches, tests, and coverage to ensure proper functionality Collaborate with ASIC and software design teams to develop testplans Design, develop, and maintain modular and reusable UVM testbenches for Celestial ML custom blocks. Confirm test completeness through code and functional coverage Provide technical leadership and mentoringQUALIFICATIONS:
Requires 3+ years of experience with UVM Testbench Infrastructure In depth knowledge of UVM testbenches, stimulus, constraints, and testing Extensive experience with System Verilog, Python, and some experience with C/C++ Experienced with random testbench implementation, code and functional coverage Self-motivated with strong technical skills, as well as a great team player and effective communicator Prefer extensive knowledge of Python test infrastructure integrating Jenkins, git, JIRA Experience with PCIE, AXI-4, ARM standards beneficial Experience with formal verification preferred. History of high quality first silicon success Some knowledge of ML, AI trends, and HW accelerator landscape, preferred. BSEE +4 years relevant experience. MSEE preferred. #J-18808-Ljbffr Thrive Recruitment AgencyVacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the (Mid/Sr/Princ) Verification Design Engineer (UVM) in Sunnyvale, CA vacancy
- Job Openings (Mid/Sr/Staff/Princ) Layout Design Engineer (SerDes) About the job (Mid/Sr/Staff/Princ) Layout Design Engineer (SerDes) In this position... ...transistor level layout DRC, LVS, and other physical verification tools Participate in post-layout circuit performance...Senior
$115k - $268k
...semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems.... ...verification development experience. Experience with UVM or similar methodologies for testbench construction. Experience...SeniorContract workVentana Micro Systems
Cupertino, CA1 day ago- ...Azure, and Oracle. The Person We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to... ...Verification Architecture & Testbench Development Develop robust UVM‑based testbench architectures for IP, subsystem, and SoC‑...Senior
AMD
Santa Clara, CA1 hour ago - A leading recruitment firm is seeking a skilled Verification Design Engineer (Mid/Sr/Princ) in Sunnyvale, California. The role involves creating UVM testbench environments for a custom AI processor, ensuring proper functionality through developed infrastructure and collaboration...Suggested
$150k - $165k
Sr Design Verification Engineer Full-time: Salary + Benefits + Bonuses / Contractor Work Status: US citizen or Lawful Permanent Resident. Location... ...test planning to coverage closure using SystemVerilog and UVM. Responsibilities Develop UVM/SystemVerilog testbenches...SeniorPermanent employmentFull timeFor contractorsLocal area$156k - $229k
...Google Sunnyvale, CA, USA Mid Experience driving progress,... ...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...8 years of experience with design verification. Experience with SystemVerilog... ...exceptional verification. Using your UVM and SystemVerilog coding and...SeniorFull timeWorldwide- ...our services based on turnkey, Offshore design center (ODC) or staff augmentation.... ...Prodapt ASIC BU: SoC/ASIC RTL Design, UVM based verification, Emulation, FPGA based validation, DFT... ...root causes, and collaborate with design engineers to resolve issues. Drive functional...Senior
Prodapt
Sunnyvale, CA1 hour ago - ...Together, we advance your career. The Role As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible... ...enhance tests and components using C++, SystemVerilog, and UVM Collaborate with design, verification, and debug teams...Senior
AMD
Santa Clara, CA1 hour ago $97.7k - $182.62k
...the job poster from Capgemini Engineering About the Job You're... ...forward-thinking team as a Design Verification Engineer, contributing to the... ...environments using SystemVerilog and UVM for IP and SoC designs.... ...Seniority level Seniority level Mid-Senior level Employment type...16 hoursFull timeLocal areaCapgemini Engineering
Santa Clara, CA4 days ago$119.8k - $258k
...We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed... ...verification using SystemVerilog and UVM Verify UCIe , Ethernet MAC & PCS , and... ...Verification experience Seniority Level Mid-Senior level Employment Type Full-time...Full timeSintegra
Sunnyvale, CA1 hour ago- ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background... ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new...Senior
- We are seeking a Principal Design Verification Engineer to lead the verification of complex SoCs and network switching solutions. This role involves... ...Key Responsibilities Develop and architect SystemVerilog/UVM-based verification environments. Create detailed verification...Senior
- ...ChipAgents is reinventing semiconductor design and verification through agentic AI workflows. Founded... ..., and simulation, enabling engineers to achieve unprecedented productivity... ...and debug RTL designs and SystemVerilog/UVM testbenches used in training and validating...SeniorShift work
$136k - $218.5k
NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for the world’s leading GPUs and SoCs. This... ...in Object Oriented Programming, Verilog, System Verilog, UVM, SVA and functional coverage development. Strong skills...SeniorWork experience placementRemote work$163k - $237k
...Minimum qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field... ...equivalent practical experience. 8 years of experience in both Design Verification (UVM/SystemVerilog) and Hardware Emulation. Experience...SeniorWorldwide$163k - $237k
...Bachelor's degree in electrical engineering or computer science, or equivalent... ...experience. 8 years of experience with verification methodologies and languages (e.g., UVM and SystemVerilog). Experience... ...objectives. Experience leading design verification of IPs or subsystems...SeniorFull timeWorldwide$156k - $229k
...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...experience. 5 years of experience in verification methodologies and languages... ...Verification Methodology (UVM) and SystemVerilog. Preferred... .... Experience in low-power design verification. Experience with...SeniorFull timeWorldwide- ...highly motivated and skilled FPGA Verification Engineer to join our dynamic team,... ...verification of complex FPGA designs, ensuring their functionality... ...methodologies (e.g., UVM, System Verilog, RTL). Write... ...Verilog). Seniority level Mid-Senior level Employment type...Contract work
- ...looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key... ...and modern verification libraries like UVM 10+years of ASIC design verification experience... ...Engineering Seniority level Mid-Senior level Employment type Contract...Contract workWork at office2 days per week3 days per week
- AMD is seeking a skilled Design Verification Engineer in Santa Clara, CA, to drive verification closure on complex ASIC designs. The role requires... ...across architecture and RTL. The ideal candidate will develop UVM-based testbench architectures, manage execution of...Senior
$188k - $312k
...Earth and beyond. Tesla is looking for Senior, Staff level Design Verification Engineer for Pre‑Silicon Verification of block and top‑level SoC for... ...Architect and deploy exhaustive highly reusable UVM testbenches, writing complex sequences, scoreboards and SVA...SeniorHourly payFull timeTemporary workFlexible hoursNight shift$145k - $234.5k
Senior ASIC Design Verification Engineer (Hardware) Senior ASIC Design Verification Engineer (Hardware) Direct... ...Expertise in SystemVerilog and UVM Required strengths Defining test plans... ...CA $175,000.00-$225,000.00 3 days ago Sr. ASIC Design Engineer, Cloud-Scale Machine...SeniorFull timeCasual workWork at office- iFlow Inc. is seeking a Design Verification Engineer based in Santa Clara, CA, for a long-term position. The successful candidate will possess 8-15... ...experience, showcasing a strong proficiency in SystemVerilog and UVM, alongside debugging skills. Key responsibilities include...Senior
$119.8k - $258k
...technology company located in Mountain View, CA is seeking a Design Verification Engineer to support SoC-level verification of advanced high-speed... ...Verification experience and strong skills in SystemVerilog and UVM. This position offers a full-time employment opportunity...SeniorFull time$150k - $165k
Encore Semi, Inc. in Sunnyvale, CA is seeking a Sr Design Verification Engineer to verify complex digital systems, including ARM-based CPUs and DSP... ...full verification lifecycle, utilizing SystemVerilog and UVM to ensure design quality and integrity. The anticipated annual...Senior- ...patients worldwide. We’re a team of engineers, clinicians, and innovators united... ...here. Roles & Responsibilities Verification of FPGA’s on daVinci systems for RTL... ...metrics Hands‑on testbench development UVM Work closely with the design team to review specifications and...SeniorLocal areaWorldwide
- Roles & Responsibilities Verification of FPGA's on daVinci systems for RTL functional correctness Starting from test-planning... ...using coverage metrics Hands‑on testbench development UVM Work closely with the design team to review specifications and architecture, extract...SeniorLocal areaFlexible hoursShift work
$120k - $250k
...availability. MatX is seeking silicon verification engineers to join our team as we create... ...silicon milestones including design freeze and tapeout Who You... ...methodologies such as UVM, assertion-based verification... ...120,000 - $250,000 + equity Mid Career - $175,000 - $362,500...Full timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours- ...Surgical, Inc. is seeking an experienced FPGA Verification Engineer based in Sunnyvale, California. The... ...and working closely with the design team to develop test plans. The successful... ...candidate will have advanced knowledge of UVM methodology and expertise in SystemVerilog...Senior
- ...is a frontier AI lab for chip design. We build AI models and tools... ..., and coordinate validation, verification, and integration flows across... ...'s, or PhD in Electrical Engineering, Computer Engineering, or a closely... ...skills in SystemVerilog, UVM, and C/C++ for test environments...SeniorNight shift
Architect Labs
Palo Alto, CA1 hour ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to (Mid/Sr/Princ) Verification Design Engineer (UVM). Be the first to apply!
Related searches
- computer validation engineer Sunnyvale, CA
- validation engineer Sunnyvale, CA
- computer system validation engineer Sunnyvale, CA
- asic verification engineer Sunnyvale, CA
- validation consultant Sunnyvale, CA
- senior validation engineer Sunnyvale, CA
- system validation engineer Sunnyvale, CA
- system verification engineer Sunnyvale, CA
- design verification engineer Sunnyvale, CA
- verification & validation engineer Sunnyvale, CA