Senior SoC Verification Engineer — PCIe/UVM & IP
$119.8k - $258kSintegra Inc.
A technology company located in Mountain View, CA is seeking a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. The role involves collaboration with design and architecture teams to verify complex digital systems. The ideal candidate will have over 5 years of SoC Design Verification experience and strong skills in SystemVerilog and UVM. This position offers a full-time employment opportunity with a salary range between $119,800 and $258,000. #J-18808-Ljbffr Sintegra Inc.
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior SoC Verification Engineer — PCIe/UVM & IP in Sunnyvale, CA vacancy
- ...in Mountain View, CA is seeking a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. The role involves collaboration with design... ...and strong skills in SystemVerilog and UVM. This position offers a full-time employment...SeniorFull time
Sintegra Inc.
Sunnyvale, CA11 hours ago $200k - $250k
Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa... ...Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog... ..., and execution for complex IP (PCIe, SerDes, UALink,... ...skills (SystemVerilog/UVM, Python, C++, scripting) with...Suggested$200k - $300k
Job Title: Principal SoC Verification Engineer - SystemVerilog / UVM, AMBAJob Location: Los Altos, CA, or San Francisco, CA - hybridCompensation: $200K - $3... ...advanced process node. By integrating flagship compute IP into an industry-leading design, we are building the...Suggested- ...career. THE ROLE: The verification team at AMD is... ...for a Verification Engineer to lead and contribute... ...of Network on Chip IPs and Subsystems. The... ..., subsystems and SOC designs.THE PERSON:... ...System Verilog and UVM, and a solid understanding... ...3/4, DDR4/5, HBM, PCIe, Processors,...SuggestedNight shift
$168k - $264.5k
...make a lasting impact on the world.NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions! We... ...cycles. It requires deep knowledge of SystemVerilog and UVM, along with a solid grasp of ASIC verification methodologies...SuggestedFull timeNight shift$168k - $264.5k
We are looking for a Senior Verification Infrastructure Engineer to join the SoC verification team at NVIDIA. In this role, you... ..., and support Verification IP (VIP) and reusable verification componentsDevelop... ...following areas: SystemVerilog, UVM, and modern verification...SeniorFull time$220.92k - $311.89k
...Job Description: Intel’s AI SoC organization is driving... ...across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical role... ...execution for complex SoC IP blocks and subsystems.Develop... ....• Familiarity with UVM-based simulation environments...SeniorFull timeInternshipLocal areaImmediate startShift work$134.39k - $201.3k
...and develop a functional verification environment, including... ...a testbench using UVM, System Verilog, C/C++,... ...block/unit, subsystem, and SOC levels.- Working closely... ...issues.- Expertise in PCIe and Memory Subsystems is... ...Science, Electrical Engineering, or Computer Engineering...SeniorPermanent employmentInternshipWork from home$134.39k - $201.3k
...development team of talented engineers, driving the... ...responsible for a wide range of IPs for switching products,... ..., design, and verification."What You Can ExpectIn... ...-of-the-art multi-core SoCs.• Transforming the requirements... ...with System Verilog, UVM.• Experience with writing...SeniorPermanent employmentFull timeInternshipWork from home$141.3k - $226k
...A leading technology firm seeks an experienced engineer for its custom silicon division. Responsibilities include IP and subsystem verification for ASIC products, focusing on advanced methodologies such as UVM and System Verilog. Candidates should have a strong background...SeniorBroadcom
San Jose, CA11 hours ago$143.3k
...seeking experienced Design Verification Engineers to build the next... ...custom chip designs at the SOC level - integrate 3rd party IPs and VIPs into the SOC testbench... ...using System Verilog and UVM - 8+ YOE in testbench... ...interconnect protocols, for e.g. PCIe and UCIe - Experience...SeniorLocal areaAmazon
Cupertino, CA11 hours ago$183k - $247.6k
...Inferentia and Trainium SOCs that are used to... ...Design Verification Engineers to build the next... ...Integrate 3rd party IPs and VIPs into the... ...and mentorship. Our senior members enjoy one-... ...System Verilog and UVM- 8+ YOE in testbench... ...protocols, for e.g. PCIe and UCIe- Experience...SeniorLocal areaWork from homeFlexible hours- ...world forward.THE ROLE: As a Senior ASIC Verification Engineer, you will help bring to life... ...with the architecture, IP design, PD teams, and product... ...features to be verified for PCIe CXL based IP'sDevelop test plan... ...use casesCode IP or SS level UVM based testbenches,...Senior
$164.47k - $311.89k
...RoleIntel is seeking a Senior Design Verification Engineer for the Silicon... ...chassis and interconnect IP blocks from planning... ...DV, and subsystem and SoC-level verificationExperience... ...(CHI, ACE, AXI), PCIe, UCIe, and CXL; cache... ...including UVM, SVA, ABV, and co-simulation...SeniorFull timeInternshipLocal areaImmediate startShift work$164.47k - $269.1k
Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system-on-chip (... ...planning, implementation, and debug.System Verilog, OVM or UVM methodologies, and SoC test environment/VC development....SeniorFull timeLocal areaImmediate startWorldwideShift work$136k - $264.5k
...NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions! We are looking for special individuals... ...cycles. It requires deep knowledge of SystemVerilog and UVM, along with a solid grasp of ASIC verification...Full timeNight shift$134.39k - $201.3k
...standard, production-ready IP subsystems — spanning PCIe/CXL, Ethernet, DDR/... ...and internal SoC teams can adopt with... ...reusable components, verification environments, and knowledge... ...3)Build and enhance UVM/System Verilog-based... ...in electrical engineering, Computer...SeniorPermanent employmentFull timeInternshipWork from homeShift work$150k - $250k
Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara,... ...equityRequirements: ASIC/SoC Verification, RTL Verification, UVM / SystemVerilog, High-... ...Interconnects (Ethernet, UCIe, PCIe, CXL, UALink), Memory... ...ASIC Verification Engineer to join our dynamic...Senior$136k - $218.5k
We are now looking for a Senior Verification Engineer!NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more... ...This specific role will be part of a front-end multi-media IP team responsible for a varied set of multi-media focused IP...SeniorFull time$168k - $264.5k
...work. We are seeking a skilled Senior Verification Engineer to join our Display Team and... ...world's foremost GPU and SoC display engines! Working alongside... ...— delivering high-quality IPs that power NVIDIA products... ...), and build scalable UVM-based infrastructure; leverage...SeniorFull time$119.8k - $234.7k
...Hardware, and Infrastructure Engineering (SCHIE) is the team... ...We are looking for a Senior Verification Engineer to join the... ...Property (IP) and Subsystem (SS) components... ...Verification Methodology (UVM) components to... ...ASIC) or System on Chip(SOC).7+ years of industry...SeniorOngoing contractPermanent employmentInternshipWork at officeLocal areaWorldwideNight shift3 days per week- ...Verify CPU subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and... .../UVM expertise. Experience verifying CPU subsystems or SoC integration. Good understanding of AXI/AHB/APB and standard...Senior
- ...self-motivated design verification engineer to join our growing team... ...you will be part of a SOC team to drive and improve... ...the next generation IP Maintain or improve current... .../System Verilog, UVM, C/C++, Scripting languages... ...protocols such as AXI, AHB, PCIE, DDR etc. will be an...
$168k - $264.5k
...today!We are now looking for a Senior System Verification Engineer to join our Emulation division and... ..., SpeedBridges, Accelerated UVM Testbenches).Bring up GPUs, SOCs, Switch, NIC on emulation, root... ...verify High Speed protocols like PCIe/CXL/NVLINK/IB/Ethernet etc …. Low...SeniorFull timeWorldwideFlexible hours$136k - $218.5k
We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented... ...our cutting edge SerDes IPs. This ground breaking... ...verification methodologies such as UVM.Build reusable bus... ...at Unit/Sub-system/SOC level and expertise in SystemVerilog...SeniorFull time$136k - $218.5k
NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off... ...for world's leading GPUs and SoCs. This position offers you... ...develop various innovative IPs for hardware security, clocking... ..., Verilog, System Verilog, UVM, SVA and functional...SeniorFull timeWork experience placementRemote work- ...seeking a high‑impact Design Verification Engineer with strong technical depth... ...efforts across IP, subsystem, and SoC levels.You will work in a fast... ...DevelopmentDevelop robust UVM‑based testbench architectures... ...RTL, testbench, interfaces (PCIe/DDR/Ethernet), and system interactions...Senior
- ...Role: PCIe Silicon Validation & Debug Engineer Location: Sunnyvale CA (Onsite) Duration... ..., and compliance of PCIe IP and SoC-level interconnects.... ...level analysis using VIP (Verification IP) environments and bus... ...Proficiency in System Verilog/UVM for pre-silicon test...Contract workTemporary work
Noblesoft Technologies
Sunnyvale, CA3 days ago $119.8k - $234.7k
...Hardware, and Infrastructure Engineering (SCHIE) is the team... ...Engineering (AISiE) SoC Design Verification team is instrumental... ...We are looking for a Senior Design Verification Engineer... ...and requirements for IP/Subsystem/SoC-level... ..., System Verilog, UVM, and coverage closure....SeniorOngoing contractPermanent employmentWork at officeLocal areaWorldwide3 days per week$136k - $218.5k
...world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems... ...deliver complex ASIC IP across multiple products... ...methodology such as UVM or similar.Strong working... ...products, projects, or SoCs simultaneously.Your base...SeniorFull time
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior SoC Verification Engineer — PCIe/UVM & IP. Be the first to apply!
Related searches
- validation consultant Sunnyvale, CA
- validation engineer Sunnyvale, CA
- senior design verification engineer Sunnyvale, CA
- verification engineer Sunnyvale, CA
- senior validation engineer Sunnyvale, CA
- verification & validation engineer Sunnyvale, CA
- senior verification engineer Sunnyvale, CA
- asic verification engineer Sunnyvale, CA
- validation specialist Sunnyvale, CA
- design verification engineer Sunnyvale, CA