Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior SoC Verification Engineer — PCIe/UVM & IP

$119.8k - $258k

Sintegra Inc.

A technology company located in Mountain View, CA is seeking a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. The role involves collaboration with design and architecture teams to verify complex digital systems. The ideal candidate will have over 5 years of SoC Design Verification experience and strong skills in SystemVerilog and UVM. This position offers a full-time employment opportunity with a salary range between $119,800 and $258,000. #J-18808-Ljbffr Sintegra Inc.

Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Senior SoC Verification Engineer — PCIe/UVM & IP in Sunnyvale, CA vacancy
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa...  ...Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog...  ..., and execution for complex IP (PCIe, SerDes, UALink,...  ...skills (SystemVerilog/UVM, Python, C++, scripting) with... 
    Suggested

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $200k - $300k

    Job Title: Principal SoC Verification Engineer - SystemVerilog / UVM, AMBAJob Location: Los Altos, CA, or San Francisco, CA - hybridCompensation: $200K - $3...  ...advanced process node. By integrating flagship compute IP into an industry-leading design, we are building the... 
    Suggested

    CyberCoders

    Los Altos, CA
    4 days ago
  •  ...career. THE ROLE: The verification team at AMD is...  ...for a Verification Engineer to lead and contribute...  ...of Network on Chip IPs and Subsystems. The...  ..., subsystems and SOC designs.THE PERSON:...  ...System Verilog and UVM, and a solid understanding...  ...3/4, DDR4/5, HBM, PCIe, Processors,... 
    Suggested
    Night shift

    AMD

    San Jose, CA
    3 days ago
  • $168k - $264.5k

     ...make a lasting impact on the world.NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions! We...  ...cycles. It requires deep knowledge of SystemVerilog and UVM, along with a solid grasp of ASIC verification methodologies... 
    Suggested
    Full time
    Night shift

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    We are looking for a Senior Verification Infrastructure Engineer to join the SoC verification team at NVIDIA. In this role, you...  ..., and support Verification IP (VIP) and reusable verification componentsDevelop...  ...following areas: SystemVerilog, UVM, and modern verification... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $220.92k - $311.89k

     ...Job Description: Intel’s AI SoC organization is driving...  ...across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical role...  ...execution for complex SoC IP blocks and subsystems.Develop...  ....• Familiarity with UVM-based simulation environments... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $134.39k - $201.3k

     ...and develop a functional verification environment, including...  ...a testbench using UVM, System Verilog, C/C++,...  ...block/unit, subsystem, and SOC levels.- Working closely...  ...issues.- Expertise in PCIe and Memory Subsystems is...  ...Science, Electrical Engineering, or Computer Engineering... 
    Senior
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    1 day ago
  • $134.39k - $201.3k

     ...development team of talented engineers, driving the...  ...responsible for a wide range of IPs for switching products,...  ..., design, and verification."What You Can ExpectIn...  ...-of-the-art multi-core SoCs.• Transforming the requirements...  ...with System Verilog, UVM.• Experience with writing... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    5 days ago
  • $183k - $247.6k

     ...Inferentia and Trainium SOCs that are used to...  ...Design Verification Engineers to build the next...  ...Integrate 3rd party IPs and VIPs into the...  ...and mentorship. Our senior members enjoy one-...  ...System Verilog and UVM- 8+ YOE in testbench...  ...protocols, for e.g. PCIe and UCIe- Experience... 
    Senior
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  •  ...world forward.THE ROLE: As a Senior ASIC Verification Engineer, you will help bring to life...  ...with the architecture, IP design, PD teams, and product...  ...features to be verified for PCIe CXL based IP'sDevelop test plan...  ...use casesCode IP or SS level UVM based testbenches,... 
    Senior

    AMD

    San Jose, CA
    3 days ago
  • $143.3k

     ...seeking experienced Design Verification Engineers to build the next...  ...custom chip designs at the SOC level - integrate 3rd party IPs and VIPs into the SOC testbench...  ...using System Verilog and UVM - 8+ YOE in testbench...  ...interconnect protocols, for e.g. PCIe and UCIe - Experience... 
    Senior
    Local area

    Amazon

    Cupertino, CA
    5 days ago
  • $164.47k - $269.1k

    Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system-on-chip (...  ...planning, implementation, and debug.System Verilog, OVM or UVM methodologies, and SoC test environment/VC development.... 
    Senior
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $164.47k - $311.89k

     ...RoleIntel is seeking a Senior Design Verification Engineer for the Silicon...  ...chassis and interconnect IP blocks from planning...  ...DV, and subsystem and SoC-level verificationExperience...  ...(CHI, ACE, AXI), PCIe, UCIe, and CXL; cache...  ...including UVM, SVA, ABV, and co-simulation... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $134.39k - $201.3k

     ...standard, production-ready IP subsystems — spanning PCIe/CXL, Ethernet, DDR/...  ...and internal SoC teams can adopt with...  ...reusable components, verification environments, and knowledge...  ...3)Build and enhance UVM/System Verilog-based...  ...in electrical engineering, Computer... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home
    Shift work

    Marvell

    Santa Clara, CA
    4 days ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara,...  ...equityRequirements: ASIC/SoC Verification, RTL Verification, UVM / SystemVerilog, High-...  ...Interconnects (Ethernet, UCIe, PCIe, CXL, UALink), Memory...  ...ASIC Verification Engineer to join our dynamic... 
    Senior

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We are now looking for a Senior Verification Engineer!NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more...  ...This specific role will be part of a front-end multi-media IP team responsible for a varied set of multi-media focused IP... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

     ...work. We are seeking a skilled Senior Verification Engineer to join our Display Team and...  ...world's foremost GPU and SoC display engines! Working alongside...  ...— delivering high-quality IPs that power NVIDIA products...  ...), and build scalable UVM-based infrastructure; leverage... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $119.8k - $234.7k

     ...Hardware, and Infrastructure Engineering (SCHIE) is the team...  ...We are looking for a Senior Verification Engineer to join the...  ...Property (IP) and Subsystem (SS) components...  ...Verification Methodology (UVM) components to...  ...ASIC) or System on Chip(SOC).7+ years of industry... 
    Senior
    Ongoing contract
    Permanent employment
    Internship
    Work at office
    Local area
    Worldwide
    Night shift
    3 days per week

    Microsoft

    Mountain View, CA
    4 days ago
  •  ...Verify CPU subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  .../UVM expertise. Experience verifying CPU subsystems or SoC integration. Good understanding of AXI/AHB/APB and standard... 
    Senior

    ACL Digital

    San Jose, CA
    1 day ago
  • $168k - $264.5k

     ...today!We are now looking for a Senior System Verification Engineer to join our Emulation division and...  ..., SpeedBridges, Accelerated UVM Testbenches).Bring up GPUs, SOCs, Switch, NIC on emulation, root...  ...verify High Speed protocols like PCIe/CXL/NVLINK/IB/Ethernet etc …. Low... 
    Senior
    Full time
    Worldwide
    Flexible hours

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...self-motivated design verification engineer to join our growing team...  ...you will be part of a SOC team to drive and improve...  ...the next generation IP Maintain or improve current...  .../System Verilog, UVM, C/C++, Scripting languages...  ...protocols such as AXI, AHB, PCIE, DDR etc. will be an... 

    AMD

    San Jose, CA
    4 days ago
  •  ...Verification Lead / Principal Verification Engineer PCIe Gen5/Gen6 Location :San Jose, CA Experience...  ...methodology definition, UVM environment architecture,...  ...Build subsystem- and SoC-level verification environments...  .... Enable reuse from IP to subsystem to SoC verification... 
    Full time

    Goldenpick Technologies

    San Jose, CA
    2 days ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented...  ...our cutting edge SerDes IPs. This ground breaking...  ...verification methodologies such as UVM.Build reusable bus...  ...at Unit/Sub-system/SOC level and expertise in SystemVerilog... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...seeking a high‑impact Design Verification Engineer with strong technical depth...  ...efforts across IP, subsystem, and SoC levels.You will work in a fast...  ...DevelopmentDevelop robust UVM‑based testbench architectures...  ...RTL, testbench, interfaces (PCIe/DDR/Ethernet), and system interactions... 
    Senior

    AMD

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off...  ...for world's leading GPUs and SoCs. This position offers you...  ...develop various innovative IPs for hardware security, clocking...  ..., Verilog, System Verilog, UVM, SVA and functional... 
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $119.8k - $234.7k

     ...Hardware, and Infrastructure Engineering (SCHIE) is the team...  ...Engineering (AISiE) SoC Design Verification team is instrumental...  ...We are looking for a Senior Design Verification Engineer...  ...and requirements for IP/Subsystem/SoC-level...  ..., System Verilog, UVM, and coverage closure.... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    5 days ago
  • $136k - $218.5k

     ...world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems...  ...deliver complex ASIC IP across multiple products...  ...methodology such as UVM or similar.Strong working...  ...products, projects, or SoCs simultaneously.Your base... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • A leading engineering firm in Santa Clara is looking for a Design Verification Engineer to join their team. In this role, you will validate advanced System-on-Chip designs...  ...have extensive experience with SystemVerilog, UVM, and a proactive approach to problem-solving.... 
    Senior

    Capgemini Engineering

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...actively searching for talented Senior Verification Engineers to ensure the integrity and...  ...of our industry-leading SoCs and GPUs. Joining this team...  ...specifically focus on the backbone IPs for an ARM based System on-...  ...methodologies such as UVM. Deeply understand the design... 
    Senior
    Full time

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $200k - $250k

     ...Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation...  ...Ethernet / UALink, High-Speed SoC DesignPosition OverviewAs a...  ...closure.Work closely with the verification team on pre-silicon activities...  ...with cross-functional teams, IP vendors, and customers.... 

    CyberCoders

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior SoC Verification Engineer — PCIe/UVM & IP. Be the first to apply!