Principal, Design Verification Engineer, UAL and PCIe Subsystems
$138k - $317.8kYK Solutions LLC
Position Title: Principal, Design Verification Engineer, UAL and PCIe Subsystems (Confidential Client)
Location: Santa Clara, CA | Onsite
Employment Type: Permanent
Compensation
- Salary: $138,000 - $317,800/yr
- Bonus: Base, bonus, RSU, refresher RSUs
Position Summary
As part of the Design Verification Team at Our Client, you will verify all of the circuitry that goes inside chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets customer specifications whether they are a major telecom organization or automotive company, etc.
In this role, you will develop the architecture for a functional verification environment, including reference models and bus-functional monitors and drivers and contribute to the methodology behind such development.
Primary Functions
- Writing a verification test plan using random techniques and coverage analysis and working with designers to ensure it is complete.
- Developing tests and tuning the environment to achieve coverage goals. Debugging failures and working with designers to resolve issues.
- Verifying boot code and architecting, developing, and maintaining tools to streamline the design of state-of-the-art multi-core SoCs.
- Transforming the requirements from the engineering teams into software tools that are both easy to use and scalable within a highly parallel compute environment.
- Unit and regression testing of software tools.
Must-Haves
- BS/MS/PhD in Computer Science, Electrical Engineering, or Computer Engineering, 10-12 years of relevant professional experience.
- Experience with System Verilog, UVM.
- Experience with writing a detailed test plan and building a sophisticated, directed, random-verification environment.
- Experience with scripting language such as Python or Perl and EDA Verification tools.
- Experience with Object-Oriented Design and implementation.
- Good understanding of Linux O.S.
- Good programming skills desired, especially C++ and ARM assembly.
- Prior working knowledge of UAL or PCIe protocols.
- Diligent, detail-oriented, and willing to take initiative and handle assignments with minimal supervision.
- Requires the ability to accept and work with differing opinions.
- Cannot be a close-minded developer.
- Must be able to learn on the fly and work in a fast-paced environment.
$138k - $317.8k
...scalable, secure, and user-friendly applications. As we continue to grow, we’re looking for a skilled Principal Design Verification Engineer – UAL & PCIe Subsystems to join our dynamic team and contribute to our mission of transforming business processes through...PrincipalFull timeLocal areaImmediate startVisa sponsorshipRelocation package$70 - $100 per hour
Location: Santa Clara, United States Sector: Engineering Salary: $70.00 to $100.00 per hour Design Verification Engineer - CPU Subsystem Looking for a Design Verification Engineer to play a key role in ensuring the quality & reliability of the company's IP solutions. Requires...SuggestedHourly payNight shift$250k - $280k
...concede and move on. Educate Your Ego : Selflessly collaborate towards our shared purpose. About the role: As a Principal Design Verification Engineer , you will own the verification strategy and execution for complex IPs or full‑chip SoC. You will lead a team of verification...Principal$164.47k - $311.89k
Job Details Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this... ..., protocol verification, and memory subsystem behavior, with enough breadth in RTL,... ...protocols such as AMBA (CHI, ACE, AXI), PCIe, UCIe, and CXL; cache coherency and...SuggestedLocal areaShift work- ...PERSON We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership... ...leading verification efforts across IP, subsystem, and SoC levels. You will work in a... ...across RTL, testbench, interfaces (PCIe/DDR/Ethernet), and system interactions...Suggested
$141.91k - $200.34k
## Design Verification EngineerApplylocations: US, California, Santa Claratime... ...a Design Verification Engineer for the Silicon Chassis team... ...chassis IP/features at IP and subsystem level - Build reusable verification... ...example AMBA AXI/ACE/CHI, PCIe, CXL, UCIe - Understanding...Local areaImmediate startShift work$158.6k - $317.8k
...to create scalable, secure, and user-friendly applications. As we continue to grow, we’re looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission of transforming business processes through technology. This...PrincipalFull timeLocal areaImmediate startVisa sponsorshipRelocation package- ...We are seeking a highly motivated Design Verification Engineer to join our Interface IP DV team .... ...requirements are fully implemented across IP subsystems and interfaces. You will play a... ...or more IP subsystems, including: PCIe Ethernet CPU subsystems (ARC/ARM...
$210k - $295k
PRINCIPAL ASIC DESIGN VERIFICATION ENGINEER (STARSHIELD) Starshield leverages the company’s Starlink technology and launch capability to support national security efforts. While Starlink is designed for consumer and commercial use, Starshield is designed for government...PrincipalPermanent employmentTemporary workWeekend work$200k
...a team of exceptional architects and engineers to rethink how AI, sensing, memory, and... ...The Role We are looking for talented Design Verification Engineers to help verify and deliver Velaura... .... Verify compute engines, memory subsystems, interconnect fabrics, control processors...Flexible hours- ...: Avicena is seeking a talented and detail-oriented ASIC Design Verification (DV) Engineer to join our chip design team. You'll play a crucial role... ...interfaces, SerDes, or communication protocols like Ethernet and PCIe. Exposure to forward error correction (FEC), scrambling,...
$126.8k - $220.9k
Wireless PHY Design Verification Engineer Join Apple's Wireless Connectivity team developing state-of-the-art WiFi SoCs that power hundreds of... ...applications across Apple's product ecosystem. You'll own subsystem verification from test planning through coverage closure—...WorldwideRelocation$181.1k - $318.4k
...that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality... ...model). You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design and architecture...Relocation- ...on earth. We work every single day to design and manufacture silicon products that empower... ...us to do something wonderful. As an IP Verification Engineer, you will be working on UCIe Mixed-... ...Verification Experience with UCIe or PCIe or I/O Job Details Job Type: Experienced...Local areaShift work
$126.8k - $220.9k
...technology from concept through production. As a Wireless Design Verification Engineer, you'll ensure first‑time‑right silicon success through... ...you will take on verification of controllers, datapaths, subsystems, protocols, low power capabilities, and SOC / integration...WorldwideRelocation$126.8k - $220.9k
...projects that Apple’s Silicon Engineering Group has embarked upon to... ...outstanding DV methodology, verification on accelerated platforms, knowledge... ..., etc. Description As a Design Verification Engineer on our... ...multi-processor systems, DDR, PCIe, DDR, Memory Controller Sub Systems...RelocationFlexible hours$181.1k - $318.4k
...the ideal place for you. Description As a Wireless MAC Design Verification Engineer, you’ll be instrumental in our WCS group’s verification initiatives... ...deepen your knowledge of Wi‑Fi protocols, complex IP and subsystems, and fabric protocols. You’ll also be collaborating...Relocation$158.6k - $317.8k
...Position Title: Design Verification Engineer, Principal (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $158,600 - $317,800/yr Variable Compensation: Base, bonus, RSUs, Refresher RSUs Position Summary...PrincipalPermanent employment$188k - $325k
## Senior Principal IP Design EngineerApplylocations: Santa Claratime type... ...goals* Perform Functional verification support and assist in the... ...with a multi-functional engineering team to implement and validate... ...* Cache and memory subsystems* Knowledge of Cache coherency...PrincipalWork experience placementLocal area$153.2k - $229.8k
...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS... ...this is where you come in as an ASIC Design Verification Engineer. The team is responsible for... ...Experience in verifying complex SOC or SOC subsystems. Experience with caches and DDR...Work experience placement$126.8k - $190.9k
Graphics Cache Hierarchy Design Verification Engineer Santa Clara, California, United States Hardware Do you love creating elegant solutions to... ...for the pre-silicon RTL verification of graphics memory subsystem units including Caches, Memory Management Unit, Interconnects...Relocation$141.91k - $200.34k
Job Details: Job Description: Join Intel as a Mixed Signal Design Verification Engineer and play a critical role in shaping the future of cutting-edge... ...debugging skills in both analog and digital domains. PCIe and/or UCIe protocols. Test planning, test environment development...Full timeInternshipLocal areaImmediate startShift work- ...architecture, system hardware design, and operations to deliver... ...factors to market: high-density PCIe Gen 5/6 accelerator cards... ...server architectures. Memory Subsystem Strategy: Drive product requirements... ...: Partner with hardware engineering, board layout, signal integrity...PrincipalWork from home
- ...You will lead and architect the memory subsystem of next‑generation network hardware. THE... ...recent generations of DDR5 and DDR4 in both design and debug. You will work closely with... ...Extensive experience in hardware engineering, with a focus on next‑generation DDR5/DDR...
$164.8k - $226.6k
...an accommodation or an alternative application process. Principal FPGA Design Engineer Full-time Regular Professional Santa Clara, CA, US 30+ days... ..., clock domain crossing, and high‑speed interfaces (PCIe, DDR, SERDES). Experience with lab bring‑up, debugging tools...PrincipalFull time- ...Senior Design Verification Engineer Location: Santa Clara, CA, USA Employment Type: Permanent Overview We are seeking a Principal Design Verification Engineer to lead the verification of complex SoCs and network switching solutions. This role involves developing...Permanent employment
- ...Title: Senior Design Verification Engineer Location - San Jose / Irvine / San Diago, CA, (on-site) Summary:- We are looking for humble... ...executing end-to-end design verification activities for IP, Subsystem, or SoC-level projects. This role involves technical...Remote work
- ...Looking for a Design verification engineer with 10+ years of experience for one of our clients at Sunnyvale, CA onsite role. Please apply if you are interested for this role. Responsibilities Define and implement IP/SoC verification plans, build verification test...
- Bolt Graphics, Inc. is on the lookout for a Principal Hardware Product Manager specializing in PCIe Accelerators and Server Infrastructure. The ideal candidate will oversee the entire product lifecycle of our innovative Zeus GPU platform, driving advancements in high-performance...Principal
$100 - $150 per hour
...PCIe SSD (Solid State Drive) Validation Engineer Responsibilities Execute PCIe validation: Execute Gen4/Gen5/Gen6 link and protocol tests across different platforms and system configurations. Validate SSD behavior under abnormal and corner conditions & provide...Hourly pay
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal, Design Verification Engineer, UAL and PCIe Subsystems. Be the first to apply!
- principal network engineer Santa Clara, CA
- senior director engineering Santa Clara, CA
- engineering director Santa Clara, CA
- principal engineer Santa Clara, CA
- director systems engineering Santa Clara, CA
- director software engineering Santa Clara, CA
- general engineer Santa Clara, CA
- director data engineering Santa Clara, CA
- principal data engineer Santa Clara, CA
- senior chief engineer Santa Clara, CA

