Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineering

$130k - $192k

Tara Technical Solutions (TTS)

Tara Technical Solutions (TTS) provided pay range This range is provided by Tara Technical Solutions (TTS). Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.

Base pay range $130,000.00/yr - $192,000.00/yr

Direct message the job poster from Tara Technical Solutions (TTS)

Tara Technical Solutions Recruiting- 24 Years of Semiconductor Recruiting. Functional verification of complex designs.

Responsible for verification from test planning, test bench development, test execution and functional/code coverage closure.

Skills/Expertise:

Expertise in architecting reusable and constrained random test benches from scratch.

Expertise in verification methodologies like UVM.

Verification expertise with Interface IP designs. Beneficial areas would include High bandwidth memory (HBM) PHY / controller sub-systems, Ethernet/PCIE/CXL (Physical coding sublayer)/Serdes designs.

Experience with ARM based bus protocols like APB, AXI and CHI is highly desirable.

Strong understanding of System Verilog assertions and ability to quickly write effective coverage and assertion properties.

Minimum Industry Experience :

Bachelor's Degree + 8+ years of related experience;

OR

Master's Degree + 6+ years of experience.

Having Exp in Memory Controllers And Or HBM or Ethernet/MAC is also a PLUS.

* H1B Transfer IS NOT open at this time.

Seniority level Seniority level Mid-Senior level

Employment type Employment type Full-time

Job function Job function Engineering and Design

Industries Semiconductor Manufacturing

Referrals increase your chances of interviewing at Tara Technical Solutions (TTS) by 2x

Inferred from the description for this job Medical insurance

Vision insurance

401(k)

Paid maternity leave

Child care support

Pension plan

Paid paternity leave

Student loan assistance

Disability insurance

Tuition assistance

Get notified about new Design Verification Engineer jobs in San Jose, CA .

San Jose, CA $150,000.00-$230,000.00 1 day ago

Santa Clara, CA $150,000.00-$260,000.00 5 days ago

Santa Clara, CA $150,000.00-$250,000.00 1 day ago

Cupertino, CA $129,800.00-$212,800.00 2 weeks ago

Sunnyvale, CA $114,000.00-$166,000.00 2 weeks ago

San Jose, CA $136,000.00-$204,000.00 2 days ago

San Jose, CA $175,000.00-$225,000.00 1 day ago

San Jose, CA $160,000.00-$240,000.00 1 day ago

Sunnyvale, CA $114,000.00-$166,000.00 2 weeks ago

San Jose, CA $180,000.00-$240,000.00 1 day ago

Design Verification Engineer at Santa Clara, CA (Onsite) Menlo Park, CA $114,000.00-$166,000.00 5 hours ago

Physical Design and Verification Engineer San Jose, CA $129,400.00-$177,900.00 1 day ago

Sunnyvale, CA $142,000.00-$203,000.00 2 weeks ago

San Jose, CA $140,000.00-$160,000.00 1 month ago

Mountain View, CA $107,900.00-$242,000.00 1 week ago

Santa Clara, CA $96,000.00-$184,000.00 3 days ago

Sunnyvale, CA $173,000.00-$249,000.00 2 weeks ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Design Verification Engineering in San Jose, CA vacancy
  •  ...Opportunity: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the art...  ...you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability.... 
    Suggested
    Contract work

    CirrusLabs

    Santa Clara, CA
    1 day ago
  •  ...Location: San Jose, CA Looking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR...  ...ingAnalyze protocol-level failures and debug iss uesWork with design teams to ensure spec complia Required Ski lls: Strong knowledge... 
    Suggested

    Lorven Technologies

    San Jose, CA
    2 days ago
  •  ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job... 
    Suggested

    Apple

    Cupertino, CA
    2 days ago
  • $80 - $90 per hour

     ...$90.00/hr Direct message the job poster from Infotree Global Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve client's abilities... 
    Suggested
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    2 days ago
  •  ...Looking for Design Verification Engineer with following skills: UVM / UPF / VIP System Verilog / VHDL SOC verification Python or TCL Seniority level Associate Employment type Contract Job function Management, Design, and Information Technology Industries Staffing and... 
    Suggested
    Contract work

    Millennium Software

    San Jose, CA
    2 days ago
  •  ...environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle. The Person We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 

    AMD

    Santa Clara, CA
    2 days ago
  •  ...POSITION: Senior DV Engineer Who We Are: Quest Global delivers world-class end-to-end engineering...  ..., but also perpetually driven to design, develop, and test as a trusted partner...  ...leading and executing end-to-end design verification activities for IP, Subsystem, or SoC-level... 
    Remote work

    RD SOLUTIONS INC

    San Jose, CA
    2 days ago
  • $156.85k - $160k

     ...Nextgen Technologies Inc., has openings for Design Verification Engineer in San Jose, CA: Job Title: Design Verification Engineer Job Duration: 40 Hours / Week, Permanent position, Full time J ob Duties: Collaborate with design and development teams to understand product... 
    Permanent employment
    Full time

    Nextgentechinc

    San Jose, CA
    4 days ago
  •  ...Black Sesame Technologies is seeking motivated and detail-oriented individuals to join our team as Engineer, Design Verification . This is a great opportunity to be part of a fast-paced environment working on next-generation automotive SoCs. You will be involved in developing... 
    Internship

    Black Sesame Technologies Inc

    San Jose, CA
    2 days ago
  •  ...Overview We are seeking a highly motivated Design Verification Engineer to join our Interface IP DV team . In this role, you will collaborate closely with architects, designers, and external vendors to ensure that architecture requirements are fully implemented across... 

    7Rays Semiconductors

    San Jose, CA
    2 days ago
  •  ...Together, we advance your career. Together, we advance your career. The Role We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be part of a SOC team to drive and improve AMD's abilities to... 

    AMD

    San Jose, CA
    2 days ago
  •  ...Job Title: Interface Design Verification Engineer Location: San Jose, CA Looking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR, Ethernet, USB, etc. Key Responsibilities Verify interface IPs for protocol compliance... 

    SWITS DIGITAL Private Limited

    San Jose, CA
    2 days ago
  •  ...detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power...  ...all the things they love with their devices. The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT... 

    Apple

    Cupertino, CA
    4 days ago
  • $97.7k - $182.62k

     ...job and more exclusive features. Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a collaborative and forward-thinking team as a Design Verification Engineer, contributing to the validation of advanced System-on-Chip (SoC)... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    1 day ago
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe/UCIe Switch expertise is needed CPU ARM/RISC-V with C knowledge Regression & Coverage Closure... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Night shift

    Arrow ECS

    San Jose, CA
    3 days ago
  •  ...Design Verification Engineer Location: Santa Clara, CA Duration: Long term Experience: 8-15 Years Key Responsibilities Strong understanding of SystemVerilog (SV) and UVM and good debugging skills. Understanding of AMBA protocols. Understand design specs and develop test... 

    I-Flow

    Santa Clara, CA
    2 days ago
  •  ...Join to apply for the Design Verification Engineer role at Quest Global Quest Global delivers world‑class end‑to‑end engineering solutions by leveraging deep industry knowledge and digital expertise. The company solves complex challenges across aerospace & defense, automotive... 
    Full time

    QuEST Global

    San Jose, CA
    4 days ago
  •  ...SoC Design Verification Engineer for Long Term project in San Jose, CA (Onsite) Location : San Jose, C Job Description We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of complex SoCs. The... 
    Night shift

    Lorven Technologies

    San Jose, CA
    2 days ago
  • $118.5k - $177.5k

    Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design...  ...we’d love to have you apply! About the Role As an IP Design Verification Engineer, you will focus on verification of Ampere IPs and SoCs. Your... 
    Local area

    Ampere Computing LLC.

    Santa Clara, CA
    3 days ago
  • $141.91k - $200.34k

    Job Details Join Intel as a Mixed Signal Design Verification Engineer and play a critical role in shaping the future of cutting‑edge technology. In this position you will ensure the functionality and performance of Intel's mixed signal components, which are essential to... 
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $100k

    Full-Chip Physical Design Verification Engineer Tenstorrent is leading the industry on cutting‑edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations... 
    Permanent employment

    Tenstorrent Inc.

    Santa Clara, CA
    3 days ago
  • We are seeking a Design Verification Engineer to develop and maintain UVM-based verification environments for CPU subsystems. Responsibilities Verify CPU cores, pipelines, and instruction execution Implement constrained-random testing and advanced testbench architectures... 

    ACL Digital

    Los Gatos, CA
    3 days ago
  • $161.8k - $273.4k

     ...Qualcomm Technologies, Inc. Job Area Engineering Group, Engineering Group > GPU ASICS Engineering General Summary Architects, designs, implements, verifies, and optimizes performance...  ...power of GPU cores. Responsible for verification of Graphics IP, and performing pre‑ and... 
    Work from home

    Qualcomm

    Santa Clara, CA
    3 days ago
  • $122.44k - $232.19k

     ...industries and improve lives worldwide. We design and manufacture advanced silicon...  ...Responsibilities Performs functional verification of mixed signal logic components, including...  ...Qualifications Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science... 
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $168k - $336k

     ...As a senior Design Verification engineer, you will employ GenAI and agentic tools to build a design verification environment with an innovative workflow that improves verification efficiency and quality. You will demonstrate clear value in enabling schedule left‑shift... 
    Full time
    Local area
    Shift work

    Micron Technology

    San Jose, CA
    4 days ago
  •  ...experience. Job Requirements Architect block and full-chip verification environments using HVLs and constrained random techniques for...  ...in C, SV, UVM. Debug RTL and Gate simulations and work with design engineers to verify fixes. Write diagnostics for validation of FPGA prototype... 

    Mirafra Technologies

    San Jose, CA
    2 days ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. The Role As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for next-... 

    AMD

    Santa Clara, CA
    2 days ago
  •  ...We are seeking a Principal Design Verification Engineer to lead the verification of complex SoCs and network switching solutions. This role involves developing advanced verification environments, driving verification methodologies, and collaborating closely with design... 

    Gravity Infosolutions

    Santa Clara, CA
    2 days ago
  • $115k - $268k

     ...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and... 
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    3 days ago
  •  ...wide recognition, have assembled a world‑class engineering team and just closed a record funding round. They're hiring a verification engineer to help build their verification...  ...infrastructure and test cases in collaboration with the design team Debug failures, create and track issues... 

    Platform Recruitment

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineering. Be the first to apply!