Senior RTL Design Engineer - SoC & IP Subsystems
$100k - $180kWipro Technologies
Wipro is seeking a Digital Design Engineer located in Mountain View, California, with 8-10 years of experience in VLSI Physical Place and Route. Key responsibilities include architecture development for System on a Chip subsystems and RTL integration. The role requires knowledge of System Verilog and power design principles. Compensation ranges from $100,000 to $180,000, depending on skills and experience, with standard benefits offered. #J-18808-Ljbffr Wipro
Vacancy posted 6 days ago
Similar jobs that could be interesting for youBased on the Senior RTL Design Engineer - SoC & IP Subsystems in Mountain View, CA vacancy
$128k - $312k
.... Comprising brilliant engineers and visionaries, the team designs and develops advanced AI... ...will focus on Ethernet IP integration, SoC clocking and reset... ...and deliver high‑quality RTL designs optimized for AI... ...for networking‑focused subsystems. Perform synthesis, timing...SuggestedHourly payFull timeTemporary workFlexible hours$163k - $237k
...degree in Electrical Engineering, Computer... ...experience in ASIC design. Experience with SystemVerilog/RTL coding. Experience... ...a team working on SoC‑level Register‑Transfer... ...Intellectual Property (IP) with the focus on... ...management and control subsystem, also participate...SeniorWorldwide$163k - $237k
...worldwide, and leverage your design and verification... ...in designing ASIC/SoC hardware for AI and networking... ...‑transfer level (RTL) IP with a focus on chip‑to... ...‑speed interconnect subsystems. You will have dynamic... ...degree in Electrical Engineering, Computer Engineering,...SeniorWorldwide$229.6k - $237k
Google Inc. is seeking a Platforms and Devices Senior Silicon Engineer in Mountain View, CA. The ideal candidate will develop custom silicon... ...s degree in relevant fields and extensive experience in SoC and RTL design. In this role, you will lead efforts in...SeniorFull time$175k - $280k
...life on Mars. SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)... ...constraint for those IPs and support the physical... ...optimization ASIC/SoC system integration experience... ...with embedded CPU subsystems Experience with... ...ASIC Design Engineer/Senior: $175,000.00 - $280,00...SeniorPermanent employmentTemporary workWorldwideWeekend workSpaceX
Sunnyvale, CA4 days ago$188k - $325k
## Senior Principal IP Design EngineerApplylocations: Santa Claratime... ..., leading and owning RTL development of a performance... ...a multi-functional engineering team to implement and... ...* Cache and memory subsystems* Knowledge of Cache... ...CPU integration at SoC level* Understanding...SeniorWork experience placementLocal area$190.61k - $311.89k
...About the Role Intel's AI SoC organization develops... ...accelerators. If you are an engineer with strong technical... ...You will develop logic design, register transfer level (RTL) coding, and simulation... ...designs while integrating IP blocks and subsystems into full chip SoC or...SeniorLocal areaImmediate startShift workIntel
Santa Clara, CA3 days ago$100k - $180k
...Job Title: RTL Design Engineer City: Mountain View State/Province: California Posting... ...Architecture and microarchitecture of System on a Chip ("SOC") subsystems, Intellectual Property Functional Blocks ("IPs"), sub-IPs, modules, and library components •...Minimum wageLocal areaWipro
Mountain View, CA1 day ago- NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! As a Senior SOC Design Engineer... .... Responsibilities Integrate diverse IP blocks to build NVIDIA’s next-... ...actionable improvements Ensure high-quality RTL delivery to the physical design team with...Senior
$190.61k - $361.48k
...Revolution. Intel's new AI SoC organization... ...architecture and end‑to‑end design of complex SoC subsystems from concept through... ...and drive RTL design and integration... ...tradeoffs across multiple IPs and subsystems.... ...across teams. Mentor senior engineers and provide...SeniorLocal areaShift work$126.8k - $220.9k
Apple Inc. is looking for a skilled engineer to develop signal processing designs for wireless communication SoCs. In this role, you will be responsible for RTL coding, design verification, and support in silicon bringup processes. Candidates should have a Bachelor’s degree...$120k - $225k
...Description We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing... ...incorporates a novel scheduling subsystem, high-performance interconnect fabric,... ...closely with architecture, custom analog IP, compiler, verification, emulation, and...SeniorNight shift$150k - $220k
...fundamentally change the design, economics,... ...We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the... ...planning of Arm processor IP and associated... ...the intersection of RTL design and functional... ...· Collaborate with SoC architects to...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shift- ...goal of enabling human life on Mars. SR. RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re... ...verified Provide timing constraint for those IPs and support the physical implementation... ...crossings and power optimization ASIC/SoC system integration experience #J-18808-...SeniorWorldwide
- Google Inc. in Sunnyvale, CA is seeking an experienced engineer for an ASIC design role focused on management and control subsystem design. The successful candidate will work on SystemVerilog RTL for ASIC products and collaborate with architecture, validation, and hardware...
$100k - $180k
Job Description Digital Design Engineering/RTL Design Services. Architecture and microarchitecture of System on a Chip (“SOC”) subsystems, Intellectual Property Functional Blocks (“IPs”), sub-IPs, modules, and library components. Digital design using System Verilog and...Local area- ...collaboration with multiple teams. The ideal candidate should have extensive experience in ASIC design and a strong foundation in RTL development, focusing on management and control subsystems. This cross-functional position offers a competitive compensation package and...
$126.8k - $220.9k
...team. Our wireless SoC organization is responsible... ...energy-efficient design and new... ...vertically integrated engineering team spanning RF/Analog... ...and design, VLSI/RTL design and integration... ...CPU-based subsystems for high performance... ...SoC architects and IP developers to define...Relocation$160k - $220k
...shared purpose. About the role As an RTL Design / Microarchitecture Engineer, you will define and implement key... ...components of our SoC/IP. You will work closely with architecture... ...data processing. Knowledge of memory subsystem design (SRAM, cache hierarchies, coherency...$128k - $312k
...Comprising brilliant engineers and visionaries, the team designs and develops... ...looking for an ASIC RTL Design Engineer specializing... ...and memory subsystems, including NoC topologies... ...data movement across SoC components Define system... ...interconnect IP into full‑chip designs...Hourly payFull timeTemporary workFlexible hoursNight shift- SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating...Senior
$170k - $230k
SpaceX is seeking a Sr. SOC/ASIC Physical Design Engineer to develop next-generation silicon for space and ground infrastructures. You'll work with top engineers across various disciplines to enhance the Starlink network, enabling connectivity globally. Ideal candidates...Senior- SPACE EXPLORATION TECHNOLOGIES CORP (SpaceX) in Sunnyvale, CA is looking for a Sr. SOC/ASIC Physical Design Engineer. The role involves developing cutting-edge silicon for deployment in space and improving physical design methodologies to enhance the Starlink network. Ideal...Senior
- United States Digital Space LLC in Sunnyvale is seeking a motivated Sr. SOC/ASIC Physical Design Engineer to develop cutting-edge silicon for space and ground infrastructures. You'll be part of a team designing and implementing critical components for the Starlink network...SeniorWorldwide
$170k - $235k
United States Digital Space LLC in Sunnyvale, CA is seeking a Sr. RTL Design Engineer to innovate and develop next-generation ASICs for deployment in space and ground infrastructures. The ideal candidate will have over 5 years of experience in RTL implementation and a bachelor...Senior- Google Inc. is seeking an experienced engineer in Sunnyvale, CA to lead the high-performance ASIC design and RTL execution for AI hardware. The successful candidate will collaborate with system architects and software teams, owning the complete RTL lifecycle to ensure...Senior
- ...functional, physical and testing design requirements. Engage with... ...implement new Clocking topologies in RTL. Collaborate with Physical... ...information to GPU, CPU and SOC verification team, timing and... ...Qualifications BS in Electrical Engineering or equivalent experience (MS preferred...SeniorWork experience placement
$136k - $212.75k
...looking for a top-notch ASIC engineer to join the team. The Team is... ...team collaborates with the front design team to understand the... ...implement new Clocking topologies in RTL.* Collaborate with Physical design... ...information to GPU, CPU and SOC verification team, timing and...SeniorWork experience placement$163k - $237k
Senior Physical Design Flow and Methodology Engineer corporate_fare Google place Sunnyvale, CA, USA... ...for high-performance ASIC/SoC projects. Experience in... ...Register‑Transfer Level (RTL) to Global Distribution... ...physical design of blocks and subsystems end‑to‑end. Google is...SeniorWorldwide$175k - $275k
...Systems, Inc. in Sunnyvale, California is seeking a lead front-end design engineer to design and develop the next generation of the Cerebras... ...Candidates must have a Master’s degree, extensive experience in RTL design, and the ability to manage external vendors. This role...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior RTL Design Engineer - SoC & IP Subsystems. Be the first to apply!
Related searches
- senior product design engineer Mountain View, CA
- new product engineer Mountain View, CA
- rtl design engineer Mountain View, CA
- soc design engineer Mountain View, CA
- industrial design engineer Mountain View, CA
- design engineer Mountain View, CA
- senior fpga design engineer Mountain View, CA
- senior software design engineer Mountain View, CA
- data center design engineer Mountain View, CA
- senior manager product engineering Mountain View, CA