Senior RTL Design Engineer - High-Performance AI Chip
$175k - $275kCerebras Systems, Inc.
Cerebras Systems, Inc. in Sunnyvale, California is seeking a lead front-end design engineer to design and develop the next generation of the Cerebras Wafer Scale Engine. Candidates must have a Master’s degree, extensive experience in RTL design, and the ability to manage external vendors. This role offers a competitive salary range from $175,000 to $275,000, alongside opportunities for bonuses and equity. Join a pioneering team dedicated to transforming AI at scale. #J-18808-Ljbffr Cerebras Systems, Inc.
Vacancy posted 5 hours ago
Similar jobs that could be interesting for youBased on the Senior RTL Design Engineer - High-Performance AI Chip in Sunnyvale, CA vacancy
$163k - $237k
...the future of AI/ML hardware acceleration... ...leverage your design and... ...member of the inter‑chip interconnect team... ...level (RTL) IP with a focus... ...on chip‑to‑chip high‑speed interconnect... ...in Electrical Engineering, Computer Engineering... ...in high‑performance ASIC design. Experience...SeniorPerformanceWorldwide- Google Inc. is seeking an experienced engineer in Sunnyvale, CA to lead the high-performance ASIC design and RTL execution for AI hardware. The successful candidate will collaborate with system architects and software teams, owning the complete RTL lifecycle to ensure performance...SeniorPerformance
- ...Corporation is seeking an experienced ASIC Design Engineer to join the 'AI for chip design' team. This role focuses on... ...team, you will collaborate on high-performance ASIC solutions and engage with the... ...in micro-architecture and RTL development. #J-18808-Ljbffr NVIDIA...SeniorPerformance
- NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team!... ...beginning of the next era, the AI computing era, ignited... ...NVIDIA's ultra‑fast chip interconnect technology... ...knowledge in architecture, RTL design, performance analysis and power...SeniorPerformance
$136k - $218.5k
...ignited modern AI — the next era... ...The mixed-signal high-speed I/O group... ...innovative PHY designs that power the... ...includes PHY IPs and Chips for both copper... ...NVIDIA's high-performance interconnect... ...into RTL and firmware designs... ...in Electrical Engineering or equivalent experience...SeniorPerformance$138k - $198k
...degree in Electrical Engineering, Computer Engineering,... ...years of experience in high-performance ASIC design. Experience architecting or designing RTL solutions for digital... ...Design RTL IP focused on chip-to-chip high-speed... ...interconnect subsystems for AI and networking...Performance$138k - $198k
Google Inc. is seeking a High-Performance ASIC Designer in Sunnyvale, CA. The role involves designing RTL IP for AI and networking accelerators, working closely with various teams to ensure integration and performance. Candidates should possess a Bachelor's degree and...Performance$136k - $218.5k
...ignited modern AI — the next era of... ...top-notch ASIC engineer to join the team... ...with the front design team to understand... ...requirements for the chip. The clocks team... ...Improve Power, Performance, and Area (PPA)... ...topologies in RTL. Collaborate... ...for supporting high speed Clocking....SeniorPerformanceWork experience placementNVIDIA
Santa Clara, CA3 days ago- NVIDIA Corporation in Santa Clara is seeking a CPU Design Engineer to design high‑performance, low‑power CPUs for its diverse product lines, including consumer graphics and AI. As a senior team member, you'll be responsible for defining micro‑architecture and collaborating...SeniorPerformance
- ...physical and testing design requirements.... ...Improve Power, Performance, and Area (PPA)... ...NVIDIA chips by evaluating trade... ...topologies in RTL. Collaborate with... ...for supporting high speed Clocking.... ...in Electrical Engineering or equivalent experience... ...in GPU and AI technology? If...SeniorPerformanceWork experience placement
$168k - $264.5k
...unlimited potential of AI to define the next... ...for a physical design engineer to be a part of... ...cadence of NVIDIA’s chip cycle shortens, it... ...with RTL, synthesis, DFT, foundry... ...emphasis on PPA (Power, Performance, Area) and runtime... ...flow development is highly preferred Proven...SeniorPerformance$168k - $264.5k
...for a motivated Senior Circuit Design Engineer to join our dynamic... ...self-starter and highly motivated... ...powering today's AI revolution. We're... ...teams to improve the performance, and reliability... ...patentable ideas on test chips and drive them to... ...Experience with RTL, logic synthesis...SeniorPerformance- NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the... ...help the ASIC team implement high performance, area and power efficient RTL to achieve design targets and... .... As part of the AI for Chip Design team, you will develop...SeniorPerformanceWork experience placement
$216.09k - $298.1k
...Technologies, Inc. Job Area: Engineering Group, Engineering Group >... ...and responsibility for CPU RTL development targeted for high performance, low power devices. Works with chip architects to conceive of the... ..., assesses, and refines RTL design to target power, performance...SeniorPerformance$163k - $237k
...degree in Electrical Engineering, Computer... ...experience in ASIC design. Experience with SystemVerilog/RTL coding. Experience... ...teams. Experience with chip management, clocking... ...shape the future of AI/ML hardware acceleration... ...production. This is a highly cross‑functional role...SeniorWorldwide$163k - $237k
Senior Physical Design Flow and Methodology Engineer corporate_fare Google place Sunnyvale... ...in full-chip or block-level physical... ...methodologies for high-performance ASIC/SoC projects.... ...shape the future of AI/ML hardware acceleration... ...‑Transfer Level (RTL) to Global...SeniorPerformanceWorldwide- Staff / Senior Staff Physical Design Engineer - India Bolt Graphics is a... ...for driving full-chip or block-level physical... ...while ensuring high-quality tapeouts.... ...(OCV/POCV) Perform and debug DRC/LVS... ...Work closely with RTL, architecture, and... ...SoCs (CPU/GPU/AI) Exposure to GLS...SeniorPerformance
$190.61k - $311.89k
...the Role Intel's AI SoC organization... .... If you are an engineer with strong... ...will develop logic design, register transfer level (RTL) coding, and simulation... ...into full chip SoC or discrete... ...being designed and perform quality checks... ...• Expertise in high-speed and low-power...SeniorPerformanceLocal areaImmediate startShift workIntel
Santa Clara, CA1 day ago$138k - $198k
RTL Design Engineer, Machine Learning Accelerators corporate_fare Google place... ...algorithms. Knowledge of high performance and low power design techniques... ...work to shape the future of AI/ML hardware acceleration.... ...overall application of the chip, proposing and developing improvements...PerformanceFull timeWorldwide$156k - $229k
...in Electrical Engineering, Computer Engineering... ...in ASIC design, including one... ...Experience debugging RTL using Verdi/VCS... ...rules, and performance tuning. Proven... ...the future of AI/ML hardware acceleration... ...designing high-performance... ...handling, and chip management—that...PerformanceFull timeWorldwide$120k - $225k
...re hiring experienced RTL Design Engineers to play a key role in... ...bring our next-generation AI processors to life.... ...that delivers 100× the performance of traditional digital... ...scheduling subsystem, high-performance... ...Familiarity with network-on-chip (NoC) architectures....SeniorPerformanceNight shift$250k - $300k
...the world's largest AI chip, 56 times larger than... ...workloads with ultra high-speed inference. About The Role As a senior front-end design engineer, you will be a key part... ...deep expertise in RTL design and integration... ...focus on delivering high-performance, power-efficient, and...SeniorPerformance$250k - $300k
...the world's largest AI chip, 56 times larger than... ...with ultra‑high‑speed inference. Thanks... ...About The Role As a senior front‑end design engineer, you will be a key part... ...requires deep expertise in RTL design and... ...on delivering high‑performance, power‑efficient, and...SeniorPerformance$100k
...on cutting‑edge AI technology, revolutionizing performance expectations,... ...have developed a high performance... ...contributors of all seniorities. Tenstorrent... ...a SoC Physical Design Verification Engineer to drive full‑chip signoff and ensure... ...across RTL, PD, CAD, and packaging...PerformancePermanent employment$190.61k - $361.48k
...Overview Join Intel's AI Revolution.... ...We are seeking highly experienced... ...and end‑to‑end design of complex SoC... ...microarchitecture and drive RTL design and... ...for high‑performance and power‑efficient... ...teams. Mentor senior engineers and provide... ...subsystems or full‑chip designs from...SeniorPerformanceLocal areaShift work$138k - $198k
RTL Design and Integration Engineer, TPU and ML corporate_fare Google place... ...experience optimizing for performance, power, and area.... ...shape the future of AI/ML hardware... ...and developing the On‑Chip Network of Google’s... ...for the TPU, writing high‑quality, performant,...PerformanceFull timeWorldwide$180k - $260k
...As a Senior MEMS Design Engineer at nEye.ai, you will be responsible for the design, simulation, and optimization... ...our MEMS structures are not only high‑performing but also robust and reliable for... ...consumption, high‑radix, compact chip‑scale design, offering hyperscale...SeniorPerformancenEye Systems, Inc.
Santa Clara, CA2 days ago$136k - $218.5k
...Santa Clara is looking for a talented engineer to join their Clocks team. This role... ...multiple teams to optimize NVIDIA chips for Power, Performance, and Area (PPA). Ideal candidates should... ..., 3+ years of experience in RTL design, strong skills in Python, and excellent...SeniorPerformance- NVIDIA AI is hiring for a role in high-speed digital design in Santa Clara, California. This position involves engagement in frontend development and collaboration with cross-functional teams to optimize chip-level features and micro-architecture specifications. The ideal...Senior
$150k - $260k
...in Sunnyvale, California, is looking for a Board Design Engineer to lead critical design stages for our AI chip. This role involves overseeing the full development... ...from specifications to production release, ensuring high standard designs. The ideal candidate should have...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior RTL Design Engineer - High-Performance AI Chip. Be the first to apply!
Related searches
- senior product design engineer Sunnyvale, CA
- new product engineer Sunnyvale, CA
- network design engineer Sunnyvale, CA
- manufacturing design engineer Sunnyvale, CA
- rtl design engineer Sunnyvale, CA
- soc design engineer Sunnyvale, CA
- semiconductor product engineer Sunnyvale, CA
- industrial design engineer Sunnyvale, CA
- ic design engineer Sunnyvale, CA
- design engineer Sunnyvale, CA