Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Design Engineer for AI-Driven Chip Design

NVIDIA Corporation

NVIDIA Corporation is seeking an experienced ASIC Design Engineer to join the 'AI for chip design' team. This role focuses on designing and implementing state-of-the-art SoCs and GPUs by leveraging AI technologies. As part of the dynamic team, you will collaborate on high-performance ASIC solutions and engage with the latest advancements in AI. Candidates should possess a Master's or PhD in Electrical Engineering, with substantial experience in micro-architecture and RTL development. #J-18808-Ljbffr NVIDIA Corporation

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior ASIC Design Engineer for AI-Driven Chip Design in Santa Clara, CA vacancy
  • $168k - $310.5k

    NVIDIA Gruppe in Santa Clara is seeking experienced ASIC Design Engineers to design and implement advanced SoCs and GPUs. The ideal...  ...teams, documenting design guidelines, and utilizing AI technologies to innovate in chip design. Competitive compensation includes a salary... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $163k - $237k

     ...shape the future of AI/ML hardware...  ...and leverage your design and verification expertise...  ...integration within AI/ML‑driven systems. Join the...  ...of the inter‑chip interconnect team,...  ...role in designing ASIC/SoC hardware for AI...  ...degree in Electrical Engineering, Computer Engineering... 
    Senior
    Worldwide

    Google Inc.

    Sunnyvale, CA
    1 day ago
  • $136k - $218.5k

     ...GPU deep learning ignited modern AI — the next era of computing....  ...group is looking for a top-notch ASIC engineer to join the team. The Team is...  ...team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts with... 
    Senior
    Work experience placement

    NVIDIA

    Santa Clara, CA
    1 day ago
  •  ..., physical and testing design requirements. Engage with...  ...) of innovative NVIDIA chips by evaluating trade-...  ...in end-to-end cycle of ASIC execution starting from...  ...Qualifications BS in Electrical Engineering or equivalent...  ...the latest in GPU and AI technology? If so, we want... 
    Senior
    Work experience placement

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $196k - $310.5k

    Overview NVIDIA is seeking an experienced ASIC Floorplan Engineer to design and implement the world’s leading SOCs...  ...closely with product managers, chip architects, ASIC and physical design teams...  ...product features and cost. Develop AI workflows and productivity tools to continually... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    4 days ago
  • Overview NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoCs and GPUs. As part of NVIDIA's "AI for chip design" team, you will have the opportunity to tap into the unlimited potential of AI and change... 
    Senior
    Work experience placement

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  • $156k - $229k

     ...s degree in Electrical Engineering, Computer Engineering,...  ...years of experience with design verification....  ...silicon-based ICs and chips. Experience with the full...  ...to shape the future of AI/ML hardware acceleration...  ...integration within AI/ML‑driven systems. In this role,... 
    Senior
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $163k - $237k

    Google Inc. in Sunnyvale is seeking a Senior Physical Design Flow and Methodology Engineer to shape AI/ML hardware acceleration. You will drive TPU technology, contributing...  ...worldwide, ensuring high-quality results for all ASIC tapeouts. The ideal candidate has at least 8 years... 
    Senior
    Worldwide

    Google Inc.

    Sunnyvale, CA
    5 days ago
  • $250k - $290k

    Piper Companies is looking for a Senior ASIC Design Engineer to join a cutting-edge AI networking company onsite in Saratoga, CA Monday - Friday, to help define...  .... Qualifications 10+ years of experience as a Chip Architect, preferably in networking or high-performance... 
    Senior
    Monday to Friday

    Piper Companies

    Saratoga, CA
    1 day ago
  •  ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job...  ...solutions in AI. With a rapidly growing...  ...looking for a smart, driven engineering professional...  ...design in block and chip-level environments using...  ...Strong experience in ASIC design verification flows... 
    Senior
    Full time

    InterSources

    Santa Clara, CA
    4 days ago
  • $163k - $237k

     ...s degree in Electrical Engineering, Computer Engineering,...  ...years of experience in ASIC design. Experience with SystemVerilog...  .... Experience with chip management, clocking,...  ...to shape the future of AI/ML hardware...  ...integration within AI/ML‑driven systems. In this role,... 
    Senior
    Worldwide

    Google Inc.

    Sunnyvale, CA
    1 day ago
  • $163k - $237k

    Senior Physical Design Flow and Methodology Engineer corporate_fare Google place Sunnyvale,...  ...Experience in full-chip or block-level physical...  ...high-performance ASIC/SoC projects....  ...shape the future of AI/ML hardware acceleration...  ...within AI/ML‑driven systems. In this role... 
    Senior
    Worldwide

    Google Inc.

    Sunnyvale, CA
    1 day ago
  • $136k - $218.5k

     ...NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position...  ...a key role in development and deployment of agentic AI frameworks for DV workflows such as stimulus generation,... 
    Senior
    Work experience placement
    Remote work

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $90 per hour

     ...-the-air servicing and AI-backed applications....  ...Physical AI Networking Chips ~ Ethernovia Raises $...  ...are looking for talented engineers and leaders who have an...  ...to drive cutting edge designs from concept to silicon...  ...future of mobility. Senior ASIC Design Verification Engineer... 
    Senior
    Flexible hours

    Ethernovia, Inc.

    San Jose, CA
    2 days ago
  • $237k - $296k

     ...high-caliber Sr. Staff Design Verification Engineer to join our ADAS and...  ...performance verification of AI accelerator...  ...SystemVerilog/UVM for Coverage-Driven Verification (CDV) to...  ...experience in ASIC design verification. Engineers...  ...have seen multiple chips from "concept to tape-... 
    Senior
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    4 days ago
  • $138k - $198k

     ...degree in Electrical Engineering, Computer...  ...of experience with design verification. Experience...  ...SystemVerilog/UVM for ASICs. Preferred...  ...silicon-based ICs and chips. Experience with three...  ...shape the future of AI/ML hardware...  ...integration within AI/ML‑driven systems. As an ASIC... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $138k - $198k

     ...s degree in Electrical Engineering, Computer Engineering,...  ...experience in high-performance ASIC design. Experience...  ...Design RTL IP focused on chip-to-chip high-speed interconnect...  ...subsystems for AI and networking accelerators...  ...within AI/ML-driven systems. Participate in... 

    Google Inc.

    Sunnyvale, CA
    4 days ago
  • $106.4k - $172.15k

     ...Integrity, and Inclusion. We weave AI into the fabric of everything we do...  ...outcomes. Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs...  ...plans using sophisticated coverage-driven, constrained-random methodologies.... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    2 days ago
  • $138k - $198k

     ...degree in Electrical Engineering, Computer...  ...of experience with design verification. Experience...  ...contributors (ICs) and chips. Experience in the...  .../UVM for ASICs. Familiarity with...  ...shape the future of AI/ML hardware acceleration...  ...integration within AI/ML‑driven systems. As an... 
    Worldwide

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • $128k - $312k

     ...to Expect The Tesla AI Hardware team is at the...  ...Comprising brilliant engineers and visionaries, the team designs and develops advanced AI inference chips tailored to...  ...remains a leader in AI‑driven automotive and energy...  ...paths within our custom ASICs. This role is located... 
    Hourly pay
    Full time
    Temporary work
    Flexible hours

    Tesla Motors, Inc.

    Palo Alto, CA
    5 days ago
  • $116k - $189.75k

    Responsibilities Drive Physical Design and timing analysis and...  ...level, and/or full chip level. Help in driving...  ...Electrical or Computer Engineering (or equivalent...  ...timing convergence for ASICs, CPUs, GPUs or Network...  ...nodes. Proficiency in AI/LLM and programming languages... 

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $170k - $230k

    Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA SpaceX was founded under the...  ...infrastructures around the globe. These chips are enabling connectivity in places...  ...impact on physical design flows Self‑driven individual with a can‑do attitude,... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    1 day ago
  •  ...Senior Staff Design Verification Engineer At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We...  ...tackling challenges and are driven by execution. Ready to...  .../OVM etc. Hands on ASIC-SoC Design verification... 
    Senior
    3 days per week

    d-Matrix

    Santa Clara, CA
    5 days ago
  • $164.47k - $311.89k

     ...Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team...  ...discipline boundaries. AI-assisted workflows are part...  ...methodologies including ML-driven verification flows Mentor...  ...and methodologies), Custom ASIC (leveraging existing IP for... 
    Senior
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  •  ...the potential of generative AI to power the...  ...tackling challenges and are driven by execution. Ready to come...  ...endless possibilities of AI. Senior Staff PCB Layout Design Engineer Location: Santa Clara, CA...  ...capacitor placement for high-TDP ASICs. Stack-up & Material... 
    Senior

    Entrada Ventures

    Santa Clara, CA
    2 days ago
  • $138k - $198k

    ASIC Design Verification Engineer, AI and Infrastructure Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...on TPU architecture and its integration within AI/ML‑driven systems. As an ASIC Design Verification Engineer, you... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • Staff / Senior Staff Physical Design Engineer - India Bolt Graphics is a semiconductor startup...  ...for driving full-chip or block-level physical implementation...  ...-12 years of experience in ASIC physical design Proven...  ...interfaces or complex SoCs (CPU/GPU/AI) Exposure to GLS and... 
    Senior

    Bolt Graphics, Inc.

    Sunnyvale, CA
    1 day ago
  • $116k - $189.75k

     ...into the unlimited potential of AI to define the next era of...  ...now looking for a motivated ASIC Timing Engineer to join our dynamic and growing...  ...'ll be doing: Drive Physical Design and timing analysis and closure...  ..., cluster level, and/or full chip level. Help in driving... 
    Full time

    NVIDIA

    Santa Clara, CA
    2 days ago
  • Apple Inc. is seeking an innovative engineer in Cupertino, California, focused on SoC design with expertise in machine learning. Join a dynamic team...  .... Your role will enhance efficiency in chip design using generative AI solutions while collaborating with cross-functional... 

    Apple Inc.

    Cupertino, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Design Engineer for AI-Driven Chip Design. Be the first to apply!