Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Design Engineer - Clocks IP

NVIDIA Gruppe

Responsibilities As a Clocks team member, you will be architecting the clock domain to satisfy functional, physical and testing design requirements. Engage with multiple teams and design the GPU or CPU clocks to satisfy all the architectural/design/physical constraints. Improve Power, Performance, and Area (PPA) of innovative NVIDIA chips by evaluating trade-offs across DFx, Physical Implementation, Power Optimization and Ease of timing closure to innovate and implement new Clocking topologies in RTL. Collaborate with Physical design and timing team to evaluate Clocking concerns and develop solutions for supporting high speed Clocking. Together with other team members, we deliver clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams. Get involved in end-to-end cycle of ASIC execution starting from micro‑arch, design implementation, design fixes, sign‑off checks and all the way to Silicon bring‑up. Qualifications BS in Electrical Engineering or equivalent experience (MS preferred) 3+ years of relevant work experience. Deep understanding of logic optimization techniques and PPA trade‑offs. Excellent interpersonal skills and ability to collaborate with multiple teams. Experience in RTL design (Verilog), verification and logic synthesis. Strong coding skills in python or other industry‑standard scripting languages. Understanding of sub‑micron silicon issues like noise, cross‑talk, and OCV effects is a plus. Implementing on‑chip clocking networks is a bonus. Preferred Qualifications Experience with clocks controller, clocks logic design Understanding of system level artifacts like power, noise, etc Experience with scalable designs and architecture. Hands‑on silicon debug is a plus. Benefits & Compensation With competitive salaries and a generous benefits package, we are widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant people in the world working for us and, due to unprecedented growth, our teams are rapidly growing. Are you passionate about becoming a part of a best‑in‑class team supporting the latest in GPU and AI technology? If so, we want to hear from you. #LI-Hybrid Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD – 218,500 USD for Level3, and 168,000 USD – 264,500 USD for Level4. You will also be eligible for equity and benefits. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. #J-18808-Ljbffr NVIDIA Gruppe

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Design Engineer - Clocks IP in Santa Clara, CA vacancy
  • $136k - $218.5k

    NVIDIA Gruppe in Santa Clara is looking for a talented engineer to join their Clocks team. This role involves architecting clock domains and collaborating...  ...Engineering or equivalent, 3+ years of experience in RTL design, strong skills in Python, and excellent interpersonal... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • Advanced Micro Devices in San Jose, California is looking for a Senior ASIC Design Engineer. You will be responsible for the complete RTL design lifecycle for cutting-edge IP designs in a collaborative environment. Ideal candidates will have expertise in ASIC design, Verilog... 
    Senior

    Advanced Micro Devices

    San Jose, CA
    20 hours ago
  • $153.2k - $229.8k

    Qualcomm is seeking an experienced ASIC Engineer to drive the development of high-performance IP for world-class products in Santa Clara, California. The candidate...  ...have at least 4 years of experience in ASIC design and possess a relevant degree. Responsibilities include... 
    Senior

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $150k - $220k

     ...will fundamentally change the design, economics, manufacturing...  ...of life. We are seeking a Senior ASIC Design Engineer to join our processor...  ...planning of Arm processor IP and associated subsystem components...  ...correct connectivity, clocking, and reset architecture across... 
    Senior
    Full time
    Work at office
    Visa sponsorship

    E-Space

    Saratoga, CA
    4 days ago
  • $147.4k - $272.1k

     ...Hardware Technologies group, you’ll help design our next-generation, high-performance,...  ...their devices! Description As a Pixel IP DMA Design Engineer in the Pixel IP team, you will work...  ...Experience in multimedia IP/SoC front‑end ASIC RTL design Tight‑knit collaboration skills... 
    Suggested
    Relocation

    Apple Inc.

    Sunnyvale, CA
    4 days ago
  • $128k - $312k

     ...innovation. Comprising brilliant engineers and visionaries, the team designs and develops advanced AI...  ...role, you will focus on Ethernet IP integration, SoC clocking and reset architectures, and high...  ...performance data paths within our custom ASICs. This role is located in Palo... 
    Hourly pay
    Full time
    Temporary work
    Flexible hours

    Tesla Motors, Inc.

    Palo Alto, CA
    4 days ago
  •  ...career. THE ROLE: Join AMD's Silicon Design team to design and develop cutting‑edge IPs for next‑generation embedded products. As a Senior ASIC Design Engineer, you will own the complete RTL...  ...environment, ensuring proper connectivity, clock domain crossings, and interface... 

    Advanced Micro Devices

    San Jose, CA
    4 days ago
  • $135k - $195k

     ...Join Astera Labs as a  Senior Digital Design Engineer to drive the design and implementation...  ...and automation for ASIC methodology improvement...  ...implementations) ~ Experience with clocking, CDC, and RDC methodologies...  ...or integrating security IP (cryptographic accelerators... 
    Senior
    Full time
    Flexible hours

    Astera Labs

    San Jose, CA
    20 hours ago
  •  .... We work every single day to design and manufacture silicon products...  ...requirements. Develops IP verification plans, test benches...  ...possess a BS degree in Computer Engineering/Computer Science/Electrical Engineering...  ..., and methodologies), Custom ASIC (leveraging existing IP for... 
    Senior
    Internship
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Santa Clara, CA
    2 days ago
  • Intel Corporation is looking for a skilled Clocking Design Engineer to contribute to their advanced CPU designs in Austin, Texas. This role involves implementing custom clock solutions and collaborating across various engineering teams. Candidates should have a relevant... 
    Senior

    Intel Corporation

    Santa Clara, CA
    4 days ago
  • $150k - $220k

    E-Spac is seeking a Senior ASIC Design Engineer based in Saratoga, California, to lead the integration and verification of Arm processor IP for satellite IoT systems. This role requires 7+ years of experience in ASIC/SoC design, proficiency in RTL design using SystemVerilog... 
    Senior

    E-Spac

    Saratoga, CA
    20 hours ago
  • Advanced Micro Devices is seeking a Senior ASIC Design Engineer in San Jose, CA. In this role, you will be responsible for designing and developing innovative IPs for next-generation embedded products. You will oversee the complete RTL design lifecycle, ensuring high-quality... 
    Senior

    Advanced Micro Devices

    San Jose, CA
    4 days ago
  • Advanced Micro Devices in Santa Clara is looking for a skilled engineer to contribute to ASIC design for high-performance network chips. You'll work within the NTSG ASIC Design Team focusing on achieving first-pass silicon success through collaboration with architecture... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago
  • $126.7k - $190.1k

    Qualcomm is seeking a skilled ASIC designer to join their Santa Clara team. This role requires significant experience in micro-architecture and design integration, with hands-on responsibilities throughout the ASIC lifecycle. Successful candidates will collaborate closely... 
    Senior

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $170k - $230k

    SpaceX is seeking a Sr. SOC/ASIC Physical Design Engineer to develop next-generation silicon for space and ground infrastructures. You'll work with top engineers across various disciplines to enhance the Starlink network, enabling connectivity globally. Ideal candidates... 
    Senior

    jobr.pro

    Sunnyvale, CA
    4 days ago
  • Advanced Micro Devices is seeking an ASIC Design Engineer for their Santa Clara office. This role involves contributing to the design of high-performance network chips, collaborating with multiple engineering teams to achieve silicon success. Candidates should possess... 
    Senior
    Work at office

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago
  • $250k - $290k

    Piper Companies is looking for a Senior ASIC Design Engineer to join a cutting-edge AI networking company onsite in Saratoga, CA Monday - Friday,...  ...implementation. Drive integration of high-speed I/O and third-party IPs into the ASIC design. Qualifications 10+ years of... 
    Senior
    Monday to Friday

    Piper Companies

    Saratoga, CA
    20 hours ago
  •  ...ROLE: You will contribute to the ASIC (chip) design for high-performance network...  ...closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first‑pass silicon success...  ...candidate will work with senior silicon design engineers. The candidate... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    We are now looking for an ASIC Design Engineer. NVIDIA is seeking best‑in‑class ASIC Design Engineers to design and implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within... 
    Senior

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $136k - $264.5k

    A leading technology company in Santa Clara seeks an experienced ASIC Design Engineer to design GPU sub-systems and implement architectural features. The ideal candidate has over 5 years of ASIC development experience, a master's degree in electrical or computer engineering... 
    Senior

    NVIDIA

    Santa Clara, CA
    2 days ago
  • NVIDIA Gruppe is looking for a skilled physical designer to handle the design and implementation of GPUs and other ASICs targeted at diverse markets such as desktop and mobile. Ideal candidates will possess at least 5 years of experience in VLSI design implementation,... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • Advanced Micro Devices in Santa Clara is seeking an ASIC Design Engineer to contribute to high-performance network chip designs. You will collaborate with architecture and design teams, focusing on Network-on-Chip integration and ensuring first pass silicon success. The... 
    Senior
    Night shift

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago
  • $188k - $325k

    ## Senior Principal IP Design EngineerApplylocations: Santa Claratime type: Full timeposted on: Posted 30+ Days Agojob requisition id: JR-260...  ...design performance goals* Partner with a multi-functional engineering team to implement and validate physical design aspects of... 
    Senior
    Work experience placement
    Local area

    GlobalFoundries

    Santa Clara, CA
    20 hours ago
  •  ...dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU...  ...RTL builds. Working on a diverse list of IPs, including GPU’s time distribution...  ...Strong C/C++ skills. Experience in multi-clock domains and asynchronous logic, interface... 
    Work experience placement

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • $136k - $265k

    NVIDIA Gruppe is seeking a Senior ASIC Design Engineer for its Memory Controller team in Santa Clara, California. This role involves collaboration with architects and engineers to design and verify micro-architectures for memory subsystems. The ideal candidate will have... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  •  ...ROLE You will contribute to the ASIC (chip) design for high-performance network...  ...closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success...  ...candidate will work with senior silicon design engineers. The candidate... 
    Senior
    Night shift

    Advanced Micro Devices

    Santa Clara, CA
    3 days ago
  • Advanced Micro Devices is seeking a Senior ASIC Design Engineer in Santa Clara, CA, to architect and design DPU ASICs for AI networking workloads. The role involves collaborating on the full ASIC lifecycle and ensuring high-speed, complex ASIC development. The ideal candidate... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior ASIC Design Engineer for our Memory Controller team! What You’ll Be Doing: Collaborate with architects, software engineers, and circuit designers to deliver an extraordinary solution on the Memory Subsystem Design team. Be responsible for... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • $180k - $230k

     ...talent. We are looking for talented engineers and leaders who have an...  ...spirit and want to drive their design from concept to silicon to their next car. Senior ASIC Front-End Design Engineer Summary...  ...Ethernet MAC, PHY, Switching, TCP/IP, security, PCIe and other industry... 
    Senior
    Remote work
    Flexible hours

    Ethernovia

    San Jose, CA
    20 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Design Engineer - Clocks IP. Be the first to apply!