Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Engineer - Pixel IP DMA

$147.4k - $272.1k

Apple Inc.

Do you love creating sophisticated solutions to highly complex challenges? As part of our Hardware Technologies group, you’ll help design our next-generation, high-performance, power-efficient system‑on‑chips (SoCs). You will ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions! Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, we will enable our customers to do all the things they love with their devices! Description As a Pixel IP DMA Design Engineer in the Pixel IP team, you will work closely with architecture, design, and verification teams to build high performance and low power DMA engines that coordinate moving large amounts of data between the memory system and the Pixel IP Engine. Exploring solutions to enhance performance while minimizing power and area Detailing specifications and building RTL designs Working with design verification and formal verification teams to verify functionality and performance Minimum Qualifications Bachelors Degree + 3 years of experience Preferred Qualifications Experience in multimedia IP/SoC front‑end ASIC RTL design Tight‑knit collaboration skills with excellent written and verbal communication skills Experience working multi‑functionally with architecture, design, and verification teams to specify, design, and debug designs Previous experience designing dedication DMA engines (especially related to machine learning applications), data storage, memory controllers, networking, image processing, and/or interconnects Good understanding of arbitration, address translation, caching, on‑chip interconnects, and performance analysis Familiarity with common on‑chip bus protocols such as AMBA (AXI, AHB, APB) Experience in front‑end implementation tasks such as synthesis, area and power analysis, linting, and logic equivalence checks At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $147,400 and $272,100, and your base pay will depend on your skills, qualifications, experience, and location. Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program. Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple’s workplace Learn about reasonable accommodations for job applicants Apple accepts applications to this posting on an ongoing basis. #J-18808-Ljbffr Apple Inc.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the ASIC Design Engineer - Pixel IP DMA in Sunnyvale, CA vacancy
  • $128k - $312k

     ...innovation. Comprising brilliant engineers and visionaries, the team designs and develops advanced AI...  ...will focus on Ethernet IP integration, SoC clocking...  ...paths within our custom ASICs. This role is located in Palo...  ..., and integration with DMA engines. Integrate third‑party... 
    Suggested
    Hourly pay
    Full time
    Temporary work
    Flexible hours

    Tesla Motors, Inc.

    Palo Alto, CA
    1 day ago
  •  ...satisfy functional, physical and testing design requirements. Engage with multiple teams...  ...teams. Get involved in end-to-end cycle of ASIC execution starting from micro‑arch,...  ...bring‑up. Qualifications BS in Electrical Engineering or equivalent experience (MS preferred) 3... 
    Suggested
    Work experience placement

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  •  ...DUTIES: The work will expose the designer to a number of IP including ARM cores, Ethernet, DDR, DMA, PCIE, SATA and AMD internal...  ...processes. Our RTL Design Engineers are expected contribute in all...  ...hand-on experience from industry ASIC design flow including RTL... 
    Suggested

    Infobahn Softworld Inc

    San Jose, CA
    1 day ago
  •  .... We work every single day to design and manufacture silicon products...  ...requirements. Develops IP verification plans, test benches...  ...possess a BS degree in Computer Engineering/Computer Science/Electrical Engineering...  ..., and methodologies), Custom ASIC (leveraging existing IP for... 
    Suggested
    Internship
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Santa Clara, CA
    4 days ago
  •  ...innovative technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products...  ...deliver world‑class RTL builds. Working on a diverse list of IPs, including GPU’s time distribution system, engine scheduler,... 
    Suggested
    Work experience placement

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $181.1k - $318.4k

     ...Technologies group, you'll contribute to designing, optimizing, and manufacturing our next...  ...products! Description As a Cellular ASIC Design Engineer, you'll develop and optimize design and...  ...design innovative products at the block/IP-level and system-level in advanced... 
    Relocation

    Apple Inc.

    Sunnyvale, CA
    2 days ago
  • $153.2k - $229.8k

    Qualcomm is seeking an experienced ASIC Engineer to drive the development of high-performance IP for world-class products in Santa Clara, California. The candidate...  ...have at least 4 years of experience in ASIC design and possess a relevant degree. Responsibilities include... 

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $153.2k - $229.8k

     ...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary:...  ...this is where you come in as an ASIC Design Verification Engineer. The team is...  ...silicon test planning for digital power IPs, testbench development using the... 
    Work experience placement

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $128k - $312k

     ...innovation. Comprising brilliant engineers and visionaries, the team designs and develops advanced AI...  ...team is looking for an ASIC RTL Design Engineer...  ...Chip (NoC) architectures, DMA engines, memory controllers...  ...to integrate interconnect IP into full‑chip designs, debug... 
    Hourly pay
    Temporary work
    Flexible hours
    Night shift

    Tesla Motors, Inc.

    Palo Alto, CA
    1 day ago
  •  ...and beyond. THE ROLE You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and...  ...team, you will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first‑pass silicon success. THE... 

    Advanced Micro Devices

    Santa Clara, CA
    1 day ago
  • Senior ASIC Design Engineer - AMD NTSG At AMD, our mission is to build great products that accelerate next‑generation computing experiences—from...  ..., power, and area optimization Support integration of ASIC IPs into larger SoC and system architectures Produce high‑quality... 

    Advanced Micro Devices

    Santa Clara, CA
    1 day ago
  • $165k - $241.4k

     ...and high-performance Silicon ASICs. Our silicon devices drive the...  ...networks and carry over 90% of IP traffic. Cisco Silicon One is...  ...aspects of advanced IC package design and heterogeneous system integration...  ...to a multi-disciplined engineering team to meet the power, performance... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    4 days ago
  • NVIDIA Gruppe is seeking a Low Power Design/Verification ASIC Engineer for New College Grad 2026 in Santa Clara, California. This role involves collaboration with architecture, design, and software teams to establish power-management solutions for NVIDIA’s advanced products... 

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $138k - $198k

    ASIC Design Verification Engineer, AI and Infrastructure Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 4 years of experience with design verification. Experience... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    4 days ago
  •  ...record of delivering breakthrough products. ( ) About the role: Avicena is seeking a talented and detail-oriented ASIC Design Verification (DV) Engineer to join our chip design team. You'll play a crucial role in ensuring the functional correctness, performance, and... 

    Avicena Inc.

    Sunnyvale, CA
    4 days ago
  • A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within... 

    Qualcomm

    Santa Clara, CA
    3 days ago
  • A leading technology company is seeking a Cellular ASIC Design Engineer to develop and optimize the design and methodology for integrated circuits in advanced process technologies. The role requires a strong VLSI background, with responsibilities including timing closure... 

    Apple Inc.

    Sunnyvale, CA
    2 days ago
  • NVIDIA Gruppe is seeking an ASIC Design Efficiency Engineer to develop innovative hardware accelerators for mobile, embedded, and datacenter platforms. This role involves enhancing performance and efficiency of GPUs while collaborating with diverse teams. Join us in impacting... 

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  •  ...We are looking for Sr. ASIC Design Engineer to join our rapidly growing ASIC design team focused on high performance data center infrastructure...  ...NAND memory controller with managed power and performance IP and/or chip level micro-architectures, implementation, and validation... 

    ScaleFlux

    Milpitas, CA
    4 days ago
  • $126.7k - $190.1k

    Company Qualcomm Atheros, Inc. Job Area Engineering Group, Engineering Group > ASICS Engineering General Summary Qualcomm-Atheros, a.k.a. QCA is a wholly...  ...infrastructure, chip level verification and employ best‑in‑class Design and verification methodology. Responsibilities The... 
    Work experience placement
    Work from home
    Night shift

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $140k - $170k

    Role Overview As a Pixel Design Engineer within the Process R&D team, you will work on innovation in pixel architecture and process optimization. You will play a key role in advancing simulation methodologies, developing next‑generation pixel technologies, and collaborating... 

    OMNIVISION

    Santa Clara, CA
    5 days ago
  • $140k - $170k

    A leading semiconductor company is seeking a Pixel Design Engineer in Santa Clara, California. This role involves optimizing pixel structures and developing innovative pixel technologies while collaborating with diverse teams. The ideal candidate has over 5 years of experience... 

    OMNIVISION

    Santa Clara, CA
    5 days ago
  • $147.4k - $272.1k

     ...highly energy-efficient design and new technologies...  ...vertically integrated engineering team spanning RF/Analog...  ...a System-on-Chip (SoC) IP design, aligning with specified...  .... Skilled in defining ASIC microarchitecture to...  ..., CPU integration, DMA engines, Compression, Security... 
    Relocation

    Apple Inc.

    Sunnyvale, CA
    5 days ago
  • $116k - $189.75k

    We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and processors on our next‑generation mobile, embedded and datacenter platforms. This position offers the opportunity to have... 

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  •  ...Role: Asic Design Engineer Location: Mountain View CA (Remote) Note: Seeking candidate with Fusion Compiler and Scripting experince...  ...such as AXI, APB, etc. Experience with ARM Fabric IPs. Experience with IPXACT. Understanding of Computer Architecture... 
    Full time
    Work at office
    Remote work
    Mountain View, CA
    9 days ago
  • $250k - $290k

    Piper Companies is looking for a Senior ASIC Design Engineer to join a cutting-edge AI networking company onsite in Saratoga, CA Monday - Friday...  .... Drive integration of high-speed I/O and third-party IPs into the ASIC design. Qualifications 10+ years of experience... 
    Monday to Friday

    Piper Companies

    Saratoga, CA
    2 days ago
  • Advanced Micro Devices in Santa Clara is looking for a skilled engineer to contribute to ASIC design for high-performance network chips. You'll work within the NTSG ASIC Design Team focusing on achieving first-pass silicon success through collaboration with architecture... 

    Advanced Micro Devices

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    We are now looking for an ASIC Design Engineer. NVIDIA is seeking best‑in‑class ASIC Design Engineers to design and implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting... 

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $150k - $220k

    E-Spac is seeking a Senior ASIC Design Engineer based in Saratoga, California, to lead the integration and verification of Arm processor IP for satellite IoT systems. This role requires 7+ years of experience in ASIC/SoC design, proficiency in RTL design using SystemVerilog... 

    E-Spac

    Saratoga, CA
    2 days ago
  • $126.7k - $190.1k

    Qualcomm is seeking a skilled ASIC designer to join their Santa Clara team. This role requires significant experience in micro-architecture and design integration, with hands-on responsibilities throughout the ASIC lifecycle. Successful candidates will collaborate closely... 

    Qualcomm

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Engineer - Pixel IP DMA. Be the first to apply!