Senior Low-Power SoC/ASIC Design Engineer
Qualcomm
A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within the full ASIC development cycle. Candidates should have significant experience in ASIC design, low power strategies, and silicon debug. This role offers a competitive salary and benefits package, reflecting Qualcomm's commitment to its employees. #J-18808-Ljbffr Qualcomm
Vacancy posted more than 2 months ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Low-Power SoC/ASIC Design Engineer. Be the first to apply!
Related searches
- energy efficiency engineer Santa Clara, CA
- energy engineer Santa Clara, CA
- energy market engineer Santa Clara, CA
- power engineer Santa Clara, CA
- senior power electronics engineer Santa Clara, CA
- power integrity engineer Santa Clara, CA
- senior energy engineer Santa Clara, CA
- design assurance engineer Santa Clara, CA
- senior product design engineer Santa Clara, CA
- chief design engineer Santa Clara, CA
