Senior Low-Power SoC/ASIC Design Engineer
Qualcomm
A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within the full ASIC development cycle. Candidates should have significant experience in ASIC design, low power strategies, and silicon debug. This role offers a competitive salary and benefits package, reflecting Qualcomm's commitment to its employees. #J-18808-Ljbffr Qualcomm
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Low-Power SoC/ASIC Design Engineer in Santa Clara, CA vacancy
- ...Technologies, Inc. is seeking experienced Physical Design Engineers to contribute to cutting-edge SoC and ASIC projects across AI, mobile, automotive, data... ...more. You will participate in floorplanning, CTS, low-power techniques, timing analysis, and automated design...Senior
- Qualcomm Technologies, Inc. in Santa Clara, California is seeking a Physical Design Engineer to contribute across ASIC/SoC projects, including floorplanning, CTS, and low-power strategies. The role involves executing the full physical design flow, collaborating with cross...Senior
- Apple Inc. in Santa Clara, California is seeking Circuits Engineers to design state-of-the-art ASICs for high performance, low power SOCs. You will develop custom circuits, participate in SPICE verification, and work with cross-functional teams to ensure robust silicon...Suggested
$136k - $218.5k
...and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team.... ...You will drive physical design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full chip...SeniorFull timeShift workNvidia
Santa Clara, CA6 days ago- ...specializes in high-performance, low-power generative AI inference systems. With... .... Responsibilities: Lead ASIC front-end physical design and engineering workflow development for generative... ...experience with deep knowledge of VLSI/SoC chip physical design workflows....SeniorFull time
Anysilicon
Sunnyvale, CA2 days ago - Google in Sunnyvale, CA is seeking an experienced ASIC Design Engineer to develop custom silicon for data-center products, focusing on efficiency... ..., and physical design teams. The role emphasizes power, performance, and area optimizations, validation planning, and...Senior
- SPACE EXPLORATION TECHNOLOGIES CORP (SpaceX) in Sunnyvale, CA is looking for a Sr. SOC/ASIC Physical Design Engineer. The role involves developing cutting-edge silicon for deployment in space and improving physical design methodologies to enhance the Starlink network. Ideal...Senior
$170k - $230k
...Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is... ...physical implementation steps (e.g. synthesis, floorplanning, power/ground grid generation, place and route, timing, noise,...SeniorPermanent employmentTemporary workWorldwideWeekend workSPACE EXPLORATION TECHNOLOGIES CORP
Sunnyvale, CA1 day ago$176.3k - $264.5k
Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: Qualcomm-Atheros, a.k.a. QCA... ...you will be working on WiFi (802.11x) technology, SOC Design, Low Power micro-architecture, Power Intent/Implementation, power...Work experience placementWork from home- ...Apple’s Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic... ...you will develop custom SoCs that drive the... ...complex SoCs. Timing and Power Analysis: Conduct timing... ....). Knowledge of low‑power design techniques...Senior
Apple Inc.
Cupertino, CA1 day ago - Qualcomm Technologies, Inc. in Santa Clara, CA is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design organization. You will drive all stages of the physical design flow for high-performance ASICs/SoCs, including floorplanning, CTS, routing...Senior
- Synopsys, Inc. in Sunnyvale seeks an experienced ASIC digital design engineer with RTL ownership to deliver production RTL for LPDDR PHY IP across mobile and AI applications. You will optimize timing, power and area across multiple process nodes, develop Perl automation...Senior
- NVIDIA in Santa Clara, California is seeking an experienced ASIC Design Engineer to contribute to cutting-edge SoCs and GPUs. You will own micro-architecture, implement RTL, and deliver verified, synthesis-timing clean designs for high-performance graphics and AI applications...Senior
$136k - $218.5k
...on the world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!... ...deliver a world-class solution. NVIDIA SOC Interconnects, ordering controllers and... ...because of the complex area, latency, power, bandwidth and quality-of-service requirements...SeniorFull timeNvidia
Santa Clara, CA2 days ago$136k - $218.5k
NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate... ...build cutting-edge GPUs and SOCs that power everything from AI to gaming! As a... ...of technology, integrating advanced ASICs, and partnering with experts in ASIC design...SeniorFull timeNvidia
Santa Clara, CA5 days ago$136k - $218.5k
...group is looking for a top-notch ASIC engineer to join the team. The Team is... ...collaborates with the front design team to understand the... ...physical constraints.Improve Power, Performance, and Area (PPA)... ...information to GPU, CPU and SOC verification team, timing and...SeniorFull timeWork experience placementNvidia
Santa Clara, CA5 days ago$196k - $310.5k
We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer... ...and implement the world’s leading SoC's and GPU's. This position offers you... ...and tool development), chip floorplan, power/clock distribution, packaging, P&R...SeniorFull timeNvidia
Santa Clara, CA4 days ago$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented... ...of DFT IPs for our next-generation SoC products. You’ll help drive innovation... ...as clocking, STA, place & route, and power optimizationExperience in post-silicon...SeniorFull timeNvidia
Santa Clara, CA3 days ago$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to... ...and deliver high performance, area and power efficient RTL to achieve design targets...SeniorFull timeWork experience placementNvidia
Santa Clara, CA5 days ago$216.2k - $394k
...ASIC Design Engineering Lead - SoC IP DMA In this highly visible, hands-on role, you will lead a team of... ...features, generate effort, area, and power estimates, and create bottoms-up project... ..., APB, etc.). ~ Understanding of low-power design techniques including clock...WorldwideRelocationApple Inc.
Sunnyvale, CA17 hours ago$136k - $218.5k
The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt... ...Reliability, Circuit Design , Power-Arch, ASIC, and platform teams. You're the... ...rail, multi-domain PDN ownership at SoC level — die + package + board co-optimization...SeniorFull timeLive inNvidia
Santa Clara, CA4 days ago- ...Sunnyvale is seeking a seasoned hardware design engineer to contribute to next-generation Pixel... ...across architecture, verification, power, and physical design. The role emphasizes... ...with 10+ years of hands-on experience in ASIC/SoC design, strong AMBA knowledge, and...Senior
$168k - $264.5k
NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team,... ...team implement high performance, area and power efficient RTL to achieve design targets...SeniorFull timeWork experience placementNvidia
Santa Clara, CA2 days ago$168k - $264.5k
...world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s... ...with building block and SoC level testbench utilizing strong debugging... ...Verdi or equivalent)Background in UPF power verification is a plusExperience in...SeniorFull timeNvidia
Santa Clara, CA5 days ago- ...AI system solutions company, seeks a Sr ASIC engineer to lead microarchitecture and RTL implementation... ...with CPU/IP teams, drive timing closure, power optimization, and silicon validation,... ...third‑party IP to enable scalable, low‑power inference workloads in a dynamic startup...Senior
- NVIDIA in Santa Clara, CA, seeks a Senior Digital Design Engineer for its NVLink Fusion AI infrastructure SoC team. You will analyze... ...to deliver high-performance, power-efficient designs. The role emphasizes... .../CE with 5+ years of relevant ASIC experience and experience with...Senior
- ...building the infrastructure that will power the next decade of AI. Founded in 20... ...What you'll do As a founding Senior ASIC Design Verification Engineer, you will own verification of the AI... ...complex debugging across IP blocks, SoCs, and system-level designs. Compute...SeniorFlexible hours
Persimmons, Inc.
San Jose, CA4 days ago $160k - $275k
...silicon micro-architects and design engineers to join our team as we... ...and maintain power estimation methodologies for AI accelerator SoCs.Build and calibrate energy... ...accelerator, GPU, networking ASIC, or high-performance... ....Experience with ASIC low-power design techniques...SeniorDaily paidFull timeWork experience placementWork at officeLocal areaRemote workMonday to FridayFlexible hoursMatX
Mountain View, CA3 days ago$150k - $250k
Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $1... ...seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of... ...including Microarchitecture and SOC designs.Collaborate with cross-functional...SeniorCyberCoders
Santa Clara, CA3 days ago$136k - $218.5k
...Cache Coherent Interconnects Design Team, you will be responsible... ...timing, area, performance and power goals of the on-chip interconnect... ...Master’s Degree in Electrical Engineering, Computer Engineering or... ...as is a deep understanding of ASIC design flow including RTL design...SeniorFull timeNvidia
Santa Clara, CA2 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Low-Power SoC/ASIC Design Engineer. Be the first to apply!
Related searches
- power integrity engineer Santa Clara, CA
- energy engineer Santa Clara, CA
- senior power electronics engineer Santa Clara, CA
- energy market engineer Santa Clara, CA
- power engineer Santa Clara, CA
- energy efficiency engineer Santa Clara, CA
- senior energy engineer Santa Clara, CA
- data center design engineer Santa Clara, CA
- ic design engineer Santa Clara, CA
- chief design engineer Santa Clara, CA