Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Verification Team Lead (SystemVerilog/UVM)

Retym Israel Ltd

Retym Israel Ltd is seeking a Verification Team Leader in Austin, Texas, to lead a team of verification engineers in developing high-speed communication technology. The ideal candidate will have over 10 years of experience in digital design verification, including 3 years managing teams. Responsibilities include defining verification strategies and collaborating with design engineers. Preferred qualifications include experience with high-speed communication protocols and proficiency in scripting languages for automation. #J-18808-Ljbffr Retym Israel Ltd

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Verification Team Lead (SystemVerilog/UVM) in Austin, TX vacancy
  • $136k - $218.5k

    NVIDIA, located in Austin, Texas, is seeking an experienced ASIC Verification Engineer. In this role, you will design and maintain verification...  .... The ideal candidate will have a strong background in UVM and System Verilog, a degree in Engineering, and a passion for... 
    Senior

    NVIDIA

    Austin, TX
    2 days ago
  • A well-funded start-up in Austin, Texas seeks a Verification Team-Leader to drive RTL design verification activities. The ideal candidate...  ...excellence. Key qualifications include expertise in SystemVerilog and UVM, along with strong communication and organizational skills... 
    Suggested

    Retym Israel Ltd

    Austin, TX
    2 days ago
  • Retym, Inc is seeking a Verification Team-Leader in Austin, Texas to drive the RTL design verification of next-generation high-speed communication technology. The successful candidate will lead a team, define verification strategies, and mentor engineers in a fast-paced... 
    Senior

    Retym, Inc

    Austin, TX
    2 days ago
  • Themesoft Inc. is seeking an experienced verification engineer based in Austin, TX. The ideal candidate will have over 8 years of experience...  ...and developing complex verification environments using SystemVerilog. Responsibilities include writing tests and sequences,... 
    Senior

    Themesoft Inc.

    Austin, TX
    2 days ago
  • $136k - $218.5k

     ...their best work. Come join the team and see how you can make a...  .... NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer...  ...methodology such as UVM or similar. Strong working knowledge of Verilog/SystemVerilog, including RTL development... 
    Senior

    NVIDIA

    Austin, TX
    3 days ago
  • $168k - $264.5k

     ...best work. Come join the team and see how you can...  ...seeking best-in-class ASIC Verification Engineers to verify the...  ...of the world's leading inference accelerator....  ...and tools Expertise in SystemVerilog and Universal Verification Methodology (UVM) Experience with design... 
    Senior

    NVIDIA

    Austin, TX
    3 days ago
  • A dynamic tech start-up is seeking a Verification Team-Leader to drive the digital design verification...  ...verification environments using SystemVerilog and UVM. Strong problem-solving and...  ...presents a significant opportunity to lead in a well-funded environment and influence... 

    Retym Israel Ltd

    Austin, TX
    2 days ago
  • NVIDIA seeks a Senior ASIC Compose Verification Infrastructure and Tools Engineer in Austin, TX. You will...  ...submit qualification across multiple teams, with a focus on automation and...  ...ASIC verification experience, strong SystemVerilog/Python skills, and a proven ability... 
    Senior

    NVIDIA

    Austin, TX
    3 days ago
  • SpaceX seeks a Sr. ASIC Design Verification Engineer to join the Silicon Engineering team. You will verify digital ASIC designs at block and system levels, write test...  ...strong coding skills (Python), and experience with UVM/OVM/VMM methodologies in a #J-18808-Ljbffr... 
    Senior

    SpaceX

    Austin, TX
    3 days ago
  •  ...leader in chip design, verification, and silicon IP,...  ...an experienced ASIC Verification Engineer...  ...work on industry‑leading PCIe, CXL, DDR,...  ...enhance scalable UVM‑based verification...  ...verification solutions using SystemVerilog and UVM. Drive...  ..., and systems teams to identify issues... 
    Senior
    Worldwide

    Synopsys Inc

    Austin, TX
    2 days ago
  • $136k - $218.5k

     ...SOC) group is looking for an experienced ASIC Verification Engineer! In this position you will have...  ...plan to verify the design. Create UVM components, sequences, tests and scoreboards...  ...tools like Verdi. With industry-leading salaries and a generous benefits package... 
    Senior
    Full time

    NVIDIA

    Austin, TX
    14 hours ago
  •  ...technology startup is seeking a Sr Mixed Signal Verification Engineer to develop verification...  ...in verification, expertise in Verilog/SystemVerilog coding, and proven skills in behavioral...  ...The role emphasizes collaboration in a team environment and excellent communication... 
    Senior

    Retym Israel Ltd

    Austin, TX
    2 days ago
  • SpaceX is seeking a Principal Design Verification Engineer (Silicon Engineering) to lead digital ASIC/FPGA verification across block and system levels for Starlink...  ...validation, and collaborate with cross-disciplinary teams on complex digital designs. Applicants should... 
    Senior

    SpaceX

    Austin, TX
    2 days ago
  • Synopsys Inc. is seeking an experienced ASIC Design and Verification Engineer in Austin, TX to lead the design and verification of complex ASIC blocks and systems...  ...collaborate with analog, physical design, and applications teams to ensure seamless integration and performance... 
    Senior

    Synopsys Inc

    Austin, TX
    2 days ago
  • OLIX in Austin is seeking Senior/Staff Digital Verification Engineers to own...  ...RTL and bring-up, using SystemVerilog/UVM, formal methods, and Python...  ...candidates have 5+ years in ASIC/SoC verification, experience...  ...digital, optical, and software teams. #J-18808-Ljbffr Flux... 
    Senior

    Flux Computing

    Austin, TX
    4 days ago
  • Renesas Electronics Corp. is seeking a Senior Manager Analog Engineering to lead our CMSD analog design team and own the technical direction for configurable mixed-signal ASICs. You will drive architecture, verification, and collaboration across test development and product... 
    Senior

    Renesas Electronics Corp.

    Austin, TX
    2 days ago
  •  ...Senior Design Verification Engineer Looking for new challenges? Would...  ...prior System Verilog UVM experience to work...  ...fabric subsystems, SOC/ASIC products for vision...  ...hourly rates in excellent team environments. A...  ...Strong background in SystemVerilog and UVM verification... 
    Senior
    Hourly pay
    Contract work
    Temporary work
    Remote work

    Correct Designs

    Austin, TX
    5 days ago
  • $180k - $220k

     ...breakthroughs. Join a world-class team of scientists, engineers,...  ...is seeking a Principal ASIC Verification Engineer to lead functional verification of...  ...plans, writing SystemVerilog assertions, and closing functional...  ...with SystemVerilog/UVM, HDL debug tools, Linux, and... 
    Temporary work
    For contractors
    Shift work

    Atom Computing

    Austin, TX
    22 days ago
  • Principal ASIC Verification Engineer at Atom Computing, Austin, TX. A lead-level full time position in the Control Systems team, listed under research. At Atom Computing, we build quantum computers using arrays of optically trapped neutral atoms that will empower customers... 
    Full time
    For contractors

    Entangled Future

    Austin, TX
    2 days ago
  •  ...goal of enabling human life on Mars. SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At...  ...alongside world‑class cross‑disciplinary teams (systems, firmware, architecture, design...  ...with verification methodologies such as UVM/OVM/VMM Strong object‑oriented... 
    Senior
    Permanent employment
    Worldwide
    Weekend work

    SpaceX

    Austin, TX
    3 days ago
  •  ...Inc is seeking a Sr Mixed Signal Verification Engineer in Austin, Texas, to develop...  ...mixed-signal designs, utilizing UVM methodologies and a collaborative team environment. The ideal candidate...  ...alongside proficiency in Verilog/SystemVerilog coding and experience in using... 
    Senior

    Retym, Inc

    Austin, TX
    2 days ago
  •  ...Inc in Austin is seeking an experienced ASIC Verification Engineer who will own verification of complex...  ...and Ethernet. You will develop scalable UVM-based verification environments and work...  ...architects, RTL, firmware, and systems teams to ensure high-quality silicon. You'll... 
    Senior

    Synopsys Inc

    Austin, TX
    2 days ago
  • NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify next‑gen SoC and IP solutions...  ...IP and full‑chip integration with SystemVerilog and UVM expertise. You will develop test plans...  ..., SW/HW, and Validation teams to ensure first‑time-right verification... 
    Senior

    NVIDIA

    Austin, TX
    3 days ago
  • Retym is seeking a seasoned Mixed-Signal Verification Engineer for a well-funded startup developing next-generation high-speed communication...  ...strategies for digital and analog blocks using UVM, SystemVerilog, and AMS-based modeling. You will create behavioural models... 
    Senior

    Retym

    Austin, TX
    2 days ago
  •  ...start‑up, developing leading edge technology of the...  ...for a Sr Mixed signal verification engineer. Key Responsibilities...  ...) designs, utilizing UVM methodologies based on...  ...UVM methodology and SystemVerilog code for mixed‑signal...  ...in a collaborative team environment.... 
    Senior

    Retym, Inc

    Austin, TX
    2 days ago
  •  ...Senior Verification Engineer Austin, Texas, United States About the Job Senior Verification...  ...one of the known methodologies (eRM, UVM, OVM). Responsibilities...  ...Build verification environments using SystemVerilog and UVM. Identify and write all types... 
    Senior
    Work visa

    5 Star Global Recruitment Partners

    Austin, TX
    14 hours ago
  •  ...Inc. in Austin, TX seeks a senior verification engineer to own and drive...  ...plans, build reusable UVM testbenches, and lead constrained-random testing...  ...experience, strong C/C++/SystemVerilog skills, and a track record...  ...design and software teams. #J-18808-Ljbffr Ambiq-Micro... 
    Senior

    Ambiq-Micro,-Inc.

    Austin, TX
    2 days ago
  • Johnson Service Group, Inc. is seeking an experienced ASIC/FPGA design engineer in Austin, Texas to lead design and verification efforts for digital ASICs and FPGAs. The role requires HDL proficiency (VHDL/Verilog/SystemVerilog), Linux development experience, and strong... 
    Senior

    Johnson Service Group, Inc.

    Austin, TX
    2 days ago
  • Job Title: Senior Verification EngineerLocation: AustinRole Summary:This position...  ...the MME MCU/MPU Digital IP team.We develop best-in-class...  ...scoreboards, and leverage advanced UVM VIPs· Develop directed and...  ...· Develop and maintain SystemVerilog assertions (SVA)· Apply formal... 
    Senior
    Full time
    Work at office
    Local area

    NXP Semiconductors

    Austin, TX
    1 day ago
  • Renesas Electronics Corp. seeks an experienced Mixed-Signal SoC Engineer for the Infrastructure Power team in Austin, TX. You will own the design, verification, test, and validation of power management ICs from definition to production and sustaining support. You will collaborate... 
    Senior

    Renesas Electronics Corp.

    Austin, TX
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Verification Team Lead (SystemVerilog/UVM). Be the first to apply!