Senior Design Verification Engineer - SystemVerilog/UVM
Themesoft Inc.
Themesoft Inc. is seeking an experienced verification engineer based in Austin, TX. The ideal candidate will have over 8 years of experience, particularly in architecting and developing complex verification environments using SystemVerilog. Responsibilities include writing tests and sequences, coordinating with RTL engineers, and driving formal verification metrics. Candidates should possess a Bachelor's or Master's degree in Computer Engineering or Electrical Engineering. Familiarity with verification tools such as VCS and Cadence is preferred. #J-18808-Ljbffr Themesoft Inc.
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior Design Verification Engineer - SystemVerilog/UVM in Austin, TX vacancy
$136k - $218.5k
...located in Austin, Texas, is seeking an experienced ASIC Verification Engineer. In this role, you will design and maintain verification environments, work on... ...The ideal candidate will have a strong background in UVM and System Verilog, a degree in Engineering, and a passion...Senior- ...solutions across AI, IoT, and HPC. Responsibilities / Requirements Senior Verification Engineer with 10+ years of experience Strong experience in VLSI verification Proficiency in UVM and SystemVerilog Hands-on experience across at least two full block or system verification...SeniorFull time
Oho Group Ltd
Austin, TX13 hours ago - ...Role We are looking for a Senior Front End (DV focused) Engineer to join a global team... ...Proficiency in: SystemVerilog / UVM Advanced Testbench architecture... ...foundation in digital design, SoC architecture, and... ...Knowledge of CDC/RDC, formal verification, and low-power flows...SeniorWork at office
proteanTecs
Austin, TX14 hours ago - A leading electric vehicle manufacturer is seeking a Senior Design Verification Engineer to work on the Dojo AI accelerator project. This role... ...years of experience in verification and proficiency in SystemVerilog and UVM. The engineer will collaborate with various teams to...Senior
$120k - $225k
...Description We’re hiring experienced Design Verification Engineers to play a key role in developing and... ...Testbench development and execution using UVM or other advanced DV methodologies.... .... ~ Understanding of Verilog, SystemVerilog, and UVM. ~ Proven track record of...SeniorMythic
Austin, TX4 days ago- Arrow Components is hiring a Design Verification Engineer in Austin, Texas. Candidates should have at least 6 years of experience in System Verilog HVL and C/C++. You will be responsible for conducting complete verification cycles, including test plan development, debugging...SeniorRemote work
- Renesas is seeking a SoC/IP Verification Engineer for our Infrastructure Power team in Austin, TX, where... ...development co-located in our Austin design center. You will work alongside the... ...using System Verilog. Create and support UVM compliant test-bench architecture Formally...SeniorWork experience placement
- ...and beyond. Tesla is looking for Senior, Staff level Design Verification Engineer for Pre-Silicon Verification of block... ...exhaustive highly reusable UVM testbenches, writing complex sequences... ..., with deep expertise in SystemVerilog and UVM Experience verifying Compute...SeniorHourly payTemporary workFlexible hoursNight shift
$147.4k - $272.1k
...that Apple’s Silicon Engineering Group has embarked upon... ...craft highly reusable UVM TB, implement effective... ...DV methodology, verification on accelerated platforms... ...architecture. Description As a Design Verification Engineer... ...experience in SystemVerilog, Python, OOP An extraordinary...RelocationFlexible hoursApple
Austin, TX4 days ago- ...perspectives. The Role The MSIP UMC team is looking for an ASIC Design Verification Engineer to join our growing team. We develop leading‑edge DDR... ...environments, testcases (random and directed) using SystemVerilog/UVM/SystemC. Triage and debug regressions. Analyze code and...
AMD
Austin, TX14 hours ago - ...Architected and developed complex verification environments in SystemVerilog, including scripting... ...likes. Exposure to RTL design, software development,... ...components in SystemVerilog and UVM along with formal to... .... Coordinate with RTL engineers to implement logic design...
ThemeSoft
Austin, TX13 hours ago - ...SoC Design Verification, SystemVerilog, UVM, Object-Oriented Programming, Python, C++, Java, Digital Design, Computer Architecture, Networking Protocol... ...most innovative and key projects thatApple’s Silicon Engineering Group has embarked upon to date. As part of ourteam,...Flexible hours
Y Axis Inc
Austin, TX14 hours ago - ...trading companies in the world to find a verification engineer to help verify their complex low‑... ...at the forefront of innovation in design verification, where you'll be supported... ...ASIC designs. Hands‑on expertise in SystemVerilog and UVM, including stimulus development and...
Platform Recruitment
Austin, TX14 hours ago - Arm Physical IP Inc / Arm Inc. in Austin, TX is seeking a Principal Verification Engineer to develop SystemVerilog/UVM testbenches focusing on Memory Controller verification. This role allows telecommuting up to 3 days a week. The ideal candidate will have a strong background...Remote work3 days per week
- A technology firm located in Austin, Texas, seeks a Mixed-Signal Design & Verification Engineer with over 5 years of mixed-signal verification experience. The ideal candidate will perform behavioral modeling for analog designs, conduct dynamic verification, and collaborate...SeniorFull time
- ...Job Title Senior Verification Engineer Location Austin Role Summary We develop best‑in‑class digital IPs... ...scoreboards, and leverage advanced UVM VIPs Develop directed and constrained... ...coverage models Develop and maintain SystemVerilog assertions (SVA) Apply formal verification...SeniorLocal area
NXP Semiconductors
Austin, TX14 hours ago - ...Advisor with extensive experience in AMS Verification. The ideal candidate will have 10-15... ...strong grasp of analog and mixed signal design. Responsibilities include leading verification... ... ’s degree in Electrical or Computer Engineering is required, along with proficiency in...Senior
$151k - $251.8k
...us! Role And Responsibilities As a Design Verification Engineer, you will contribute to the verification... ..., checkers, covergroups, and SystemVerilog constraints. Support design excellence... ...Strong coding skills in System Verilog, UVM Experience with Git version control,...Hourly payFull timeRelocation- Mixed-Signal Design & Verification Engineer 3 days ago Be among the first 25 applicants Work Type: Full... ...Write, simulate, and debug Verilog/SystemVerilog code for verification. Use Cadence... ...Preferred Qualifications Experience with UVM (Universal Verification Methodology)...Full timeH1b
- ...been propelled by the top engineers in mixed-signal processing.... ...career! Join our silicon design verification team and work closely with... ...Testbench development using UVM methodologies. Implement functional... ..., VHDL) and HVLs (e.g. SystemVerilog/UVM, OVM, Vera). Strong...
- Overview Join to apply for the SoC Design Verification Engineer role at Inspire Semiconductor, Inc.... ...digital designs. Create and maintain UVM/SystemVerilog based testbenches and environments.... ..., we'd love to hear from you! Seniority level Mid-Senior level Employment...Full time
- ...The position involves design verification of next generation IP... ...Experience in SV and UVM testbench development... ...and/or Computer Engineering Minimum Qualifications... ...languages: Verilog, SystemVerilog, VerilogAMS. Strong... ...understanding of Python. Seniority level Mid-Senior...Full time
- ...been propelled by the top engineers in mixed-signal processing.... ...experienced and innovative Design Verification Engineer to join a world-class... ...domains including UVM-based testbench development... ...Strong proficiency with HVLs: SystemVerilog with UVM (or OVM/AVM/Vera)....
- ...been propelled by the top engineers in mixed‑signal processing.... ...interns to join our Mixed‑Signal Verification Engineering team to support... ...with digital and analog designers, applications engineers,... ...Verification Languages (HVLs) like SystemVerilog/UVM, Vera, or e. Solid...Full timeInternshipWork at officeRelocation
- ...communication, we are looking for a Senior Verification Engineer to be driving into the complicated RTL design verification activity on... ...known methodologies (eRM, UVM). Responsibilities Plan and... ...verification environments using SystemVerilog and UVM. Identify and write...SeniorFull time
- ...are looking for a Sr Mixed signal verification engineer. Key Responsibilities Develop verification... ...digital and analog (mixed‑signal) designs, utilizing UVM methodologies based on... ...testbenches using UVM methodology and SystemVerilog code for mixed‑signal blocks. Run...Senior
- ...Senior Firmware Verification Engineer Job Description Renesas Electronics America is seeking... ...experience with SystemVerilog-based verification. You will... ...closely with firmware, silicon design, and applications... ...Qualifications Experience with UVM or other structured...SeniorWork at officeLocal areaRemote workFlexible hours2 days per week
Renesas
Austin, TX14 hours ago - ...multiphase voltage regulators. Design SystemVerilog/Verilog testbenches, checkers, and verification flows for system‑level control... ..., checkers, coverage, or UVM‑based flows. Familiarity with... ...acquired. B.S./M.S. in Electrical Engineering, Computer Engineering, or a...SeniorLocal area
- ...multiphase voltage regulators. Design SystemVerilog/Verilog testbenches, checkers, and verification flows for system-level control... ..., checkers, coverage, or UVM-based flows. Familiarity with... ...~ B.S./M.S. in Electrical Engineering, Computer Engineering, or a related...SeniorLocal areaRemote workFlexible hours
Renesas Electronics
Austin, TX9 days ago - ...America is looking for candidates for a design verification role in Austin, Texas.... ...a B.S or M.S degree in Electrical Engineering, Computer Engineering, or Computer... ...with practical experience in Verilog, SystemVerilog, and UVM methodology. This position offers the...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Design Verification Engineer - SystemVerilog/UVM. Be the first to apply!
Related searches
- manufacturing design engineer Austin, TX
- lead product engineer Austin, TX
- rtl design engineer Austin, TX
- digital design engineer Austin, TX
- product design engineer Austin, TX
- director of product engineering Austin, TX
- senior software design engineer Austin, TX
- sr. product engineer Austin, TX
- cad design engineer solidworks Austin, TX
- chief design engineer Austin, TX