Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Full-Chip Physical Verification Engineer

AnySilicon

Broadcom is seeking a senior ASIC verification engineer to join its sign-off flows team in San Jose. You will focus on physical verification, ESD checking, and package RDL routing, driving LVS/DRC/ANT/ERC checks and rule-deck debugging.

The role requires extensive full-chip verification experience and strong scripting skills with Perl, Tcl, or C shell to automate flows and debug issues across Cadence and Synopsys tools.

#J-18808-Ljbffr
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Full-Chip Physical Verification Engineer in San Jose, CA vacancy
  • $100k

     ...to solving hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    7 days ago
  • $170k - $230k

     ...Sr. Full Chip Physical Verification Engineer (Silicon Engineering) Sunnyvale, CA SpaceX is actively developing technologies to make human life on...  ...Compensation & Benefits Pay range: Physical Design Engineer/Senior: $170,000.00 – $230,000.00 per year. The final salary... 
    Senior
    Temporary work
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    4 days ago
  •  ...Apple Inc. seeks a GPU Physical Verification Design Engineer in Santa Clara, CA. You will help realize complete physical design verification from...  ...design and flow issues related to physical design, with hands‑on work on large chip integration and #J-18808-Ljbffr
    Suggested

    Apple

    Santa Clara, CA
    1 day ago
  • $213k - $287.5k

     ...even yesterday. Our custom chips, accelerators, and...  ...’re looking for an ASIC Physical Design Integration and Verification Engineer to join our backend team...  ...responsibilities- Drive full chip floorplan, integration...  ...sharing and mentorship. Our senior members enjoy one-on-one... 
    Senior
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    21 hours ago
  • $150k - $250k

     ...Principal Physical Verification Engineer San Jose, CA Celero Communications is a fast-growing semiconductor startup developing high-performance...  ...a variety of exciting opportunities. We are seeking a Full-Chip Physical Verification Engineer to join our Physical... 
    Suggested
    For contractors

    Celero Communications, Inc.

    San Jose, CA
    4 days ago
  • $168k - $264.5k

     ...Technology Group! We are looking for a Full-Chip RTL Integration Engineer to join our dynamic and growing FE-...  ...while ensuring design quality, verification readiness, and DFT compliance.You will...  ..., Design, Verification, DFT, and Physical Design teams to deliver high-... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $220.92k - $311.89k

     ...across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical...  ...pre-silicon verification, chip bring-up, and post-silicon...  ..., RTL developers, and physical design teams to improve verification...  ...California, Santa Clara; US, Texas, AustinType: Full time
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    8 days ago
  •  ...ChipAgents, a forefront AI-enabled semiconductor verification company, seeks a Formal Verification Engineer to join our core product and research team. You will...  ...verification strategies, prove properties, and help shape AI-assisted chip design workflows for #J-18808-Ljbffr... 
    Senior

    ScOp Venture Capital LLC.

    San Jose, CA
    4 days ago
  •  ...takes more than great engineering—it takes a team of...  ...DescriptionDesign Verification Technical Team...  ...be responsible for chip level verification...  ...non-disqualifying physical or mental...  ...need.SummaryType: Full-timeFunction: EngineeringExperience...  ...level: Mid-Senior LevelIndustry:... 
    Senior

    Axiado Corporation

    San Jose, CA
    6 days ago
  • $122.44k - $232.19k

     ...Our Loihi series of research chips pioneered event-driven,...  ...will power the coming era of physical AI systems-beyond the reach...  ...seeking experienced pre-silicon verification engineers who are passionate about driving...  ....This role requires a full-stack verification mindset.... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $119.8k - $234.7k

     ...00 per yearEmployment type: Full-TimeWork site: 3 days / week...  ...Hardware, and Infrastructure Engineering (SCHIE) is the team behind...  ...advanced silicon signoff and physical verification at leading‑edge technology nodes...  .... We are looking for a Senior Physical Verification CAD Engineer... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    Shift work
    3 days per week
    Early shift

    Microsoft

    Mountain View, CA
    4 days ago
  • $200k - $300k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC. In this role, you will work closely witharchitects, RTL engineers, software engineers, and system teams to verify complexhardware... 
    Senior
    Flexible hours

    Velaura AI, Inc.

    Santa Clara, CA
    19 hours ago
  • $90 per hour

     ...networks to realize the full potential of software-defined...  ...-Edge Autonomy and Physical AI Networking Chips ~ Ethernovia Raises $6...  ...are looking for talented engineers and leaders who have an...  ...future of mobility. Senior ASIC Design Verification Engineer Summary As... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    4 days ago
  • $167.7k - $245.2k

     ...help each other grow. Because full product development—from...  ...Impact As an ASIC Design Verification Engineer, you will play a critical role...  ...participate in cluster and chip-level issue resolution, and...  ...technology work together across the physical and digital worlds. These... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    2 days ago
  • $280k - $300k

    Physical IC Design Engineer (Senior, Staff or Principal level)Locations: San Jose, CA or...  ...role in bringing complex chip designs from RTL through final...  ...exposure to the full chip implementation flow from...  ...timing analysis, physical verification, and timing closure activitiesOwn... 
    Senior
    Work at office
    Relocation package

    CyberCoders

    San Jose, CA
    5 days ago
  • $136k - $218.5k

    NVIDIA is seeking an exceptional Senior SoC ASIC Verification Engineer to confirm the functionality of the world’s most powerful AI-enabled SoCs. These...  ...verification strategies and complete plans at the full chip level.Build and continuously reform verification infrastructure... 
    Senior
    Full time
    Worldwide

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world’s leading GPUs. In this...  ...of creating the highest performance chips in the industry? If so, we want to hear...  ...characteristic protected by law.SummaryLocation: US, CA, Santa ClaraType: Full time
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    8 days ago
  • $207k - $230k

     ...enables organizations to unlock the full potential of modern AI. Astera...  ...at As an Astera Labs STA Physical Design Engineer, Senior Principa l you will play a...  ...close collaboration with RTL and verification teams to ensure robust full-chip signoff. This role is fully on-... 
    Senior
    Flexible hours

    Astera Labs

    San Jose, CA
    4 days ago
  • $200k - $300k

     ...Overview We are looking for a talented Senior Formal Verification Engineer to define, own, and scale the formal...  ...hardens Velaura's next-generation Physical AI SoC. You will apply formal...  ...datapath-equivalence checks. Apply full proofs, bounded model checking, assume... 
    Senior
    Flexible hours

    Velaura AI, Inc.

    Santa Clara, CA
    19 hours ago
  •  ...Embedded Computing Group (AECG) seeks a Senior Staff Silicon Design Verification Engineer to provide technical leadership...  ...high-speed Crypto, and Network-on-Chip (NoC). You will be responsible for...  ..., medical condition, mental or physical disability, national origin, race,... 
    Senior
    Night shift

    AMD

    San Jose, CA
    8 days ago
  • $158.5k - $321k

     ...Senior ASIC Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will...  ...component and system simulation, and builds physical implementations through development...  ...also get a chance to be part of full chip/sub‑system and emulation testing –... 
    Senior
    Work experience placement
    Work at office
    Local area
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    4 days ago
  • $168k - $264.5k

     ...across functions to deliver chips that change what is possible....  ...breaks here first.We are hiring a Senior Engineer to lead system validation,...  ...-generation chips ahead of physical builds, translating architecture...  ...by law.SummaryLocation: US, CA, Santa ClaraType: Full time
    Senior
    Full time
    Flexible hours
    Shift work

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...GPU Physical Verification Design Engineer Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance...  ...have hands on experience in physical design and large chip integration. Description As a GPU Physical... 

    Apple Inc.

    Santa Clara, CA
    4 days ago
  • $293k

     ...Distinguished Emulation & FPGA Prototyping Verification Engineer, you will apply extensive, specialized...  ..., and comprehensive benefits. The full base pay range for this role is between...  ...gender, gender identity, gender expression, physical or mental disability, or any other... 
    Senior
    Local area

    Ampere Computing LLC

    Santa Clara, CA
    19 hours ago
  • $184k - $287.5k

    We are now looking for a Senior Firmware Verification and Bringup Engineer to join our Memory Subsystem Team! Widely considered...  ....Proven track record of leading chip bring-up activitiesWidely...  ...characteristic protected by law.SummaryLocation: US, CA, Santa ClaraType: Full time
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    7 days ago
  • $129.2k - $209k

     ...most of our teams work from the office full time, with flexibility when it’s needed...  ...outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that...  ..., medical condition, national origin, physical or mental disability, political... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    5 days ago
  • $164.47k - $311.89k

     ...Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In...  ..., with enough breadth in RTL, physical design, and CAD to contribute across...  ...blocks and verification components; take full responsibility for functional... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    8 days ago
  • $182.36k - $273.2k

     ...technology, developing chips in TSMC advanced process...  ...a global, multi-site engineering organization spanning Santa...  ...we are looking for a senior experienced technical...  ...digital design, DV, DFT, physical design, STA, firmware,...  ...technical leadership for the full chip design,... 
    Senior
    Permanent employment
    Full time
    Work from home

    Marvell

    Santa Clara, CA
    7 days ago
  • $119.8k - $234.7k

     ...yearEmployment type: Full-TimeWork site: 3...  ...and Infrastructure Engineering (SCHIE) is the team...  ...of-the-art computer chips, notably the Azure Cobalt...  ...We are looking for a Senior Silicon Design Verification Engineer to join the...  ..., national origin, physical or mental disability... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    8 days ago
  •  ...want to talk to you. What you'll do As a founding Senior ASIC Design Verification Engineer, you will own verification of the AI Persimmons...  ...verification planning and execution from subsystem to full chip. Collaborate with the CTO, design and software teams to... 
    Senior
    Flexible hours

    Persimmons, Inc.

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Full-Chip Physical Verification Engineer. Be the first to apply!