Principal High-Speed I/O Architect (PCIe, CXL, UA Link)
$253.3k - $342.7kArm Limited
Job Overview:
At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect architectures-coherent and non-coherent-for scalable SoC platforms. You will work across markets including mobile, automotive, datacenter, networking, and IoT, contributing to production-quality silicon with top-tier performance and efficiency. Collaborating with multi-functional teams, you'll shape the interconnect infrastructure that powers next-generation SoCs.
Responsibilities:
- Architect high-speed interconnect subsystems—including PCIe, CXL, and UA Link—and define coherent and non-coherent communication architectures across a range of silicon products.
- Define IP and subsystem roadmaps for high-speed I/O and interconnect technologies in close partnership with SoC architecture and core technology teams.
- Lead early architecture engagements with customers, shaping system requirements and delivering clear, implementation-ready specifications.
- Collaborate with performance, power, and physical design teams to optimize PCIe/CXL/UA Link subsystem behavior, bandwidth, latency, and overall system efficiency.
- Develop SoC architecture integrating Arm IP and high-speed I/O subsystems to meet compute, memory, and interconnect performance targets.
- Partner with software, firmware, and platform teams to optimize end-to-end solutions spanning hardware, drivers, and system software.
- Support detailed use-case exploration, workload analysis, and performance modeling to guide architectural decisions.
Required Skills and Experience:
- 8+ years of experience with coherency protocols, hierarchical cache design, and system-level coherency architectures.
- Deep expertise in PCIe, CXL, and UA Link protocols, including link-level behavior, transaction flows, ordering models, memory expansion/pooling, die-to-die or chiplet connectivity, and host/device integration.
- Consistent track record collaborating with performance, power, and physical design teams on the PCIe, CXL, and UA Link stack.
- Strong knowledge in areas such as heterogeneous compute, PCIe/CXL/UA Link subsystem design, security, caching, memory systems.
- Demonstrated communication and leadership skills with the ability to influence executive stakeholders and multi-functional teams.
- Bachelor’s or Master’s degree (or equivalent) in Electrical or Computer Engineering with 10+ years of experience in semiconductor architecture, design, or related roles.
Nice To Have Skills and Experience:
- Ability to thrive in dynamic environments with shifting priorities.
- Constructive, strategic approach to challenge and improve status quo.
- Track record of delivering complex projects on time and to spec.
In Return:
To join a newly forming Solution Engineering SoC architecture team with significant opportunities to impact the shape, definition, and culture of the team and help build our future success! This will be a fast paced and exciting environment with opportunities to demonstrate your strategic and innovative thinking while directly chipping in to current projects.
Arm is proud to have a set of behaviors that reflect our culture and guide our decisions, defining how we work collaboratively to defy ordinary and shape extraordinary!
- Partner and Customer Focus
- Collaboration and Communication
- Creativity and Innovation
- Team and Personal Development
- Impact and Influence
- Deliver on Your Promises
We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.
Our 10x mindset guides how we engineer, collaborate, and grow. Understand what it means and how to reflect 10x in your work:
#LI-MS1
Salary Range:
$253,300-$342,700 per year
We value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.
Accommodations at Arm
At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email View email address on click.appcast.io. To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.
Hybrid Working at Arm
Arm’s approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team’s needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.
Equal Opportunities at Arm
Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don’t discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.
#J-18808-Ljbffr- ...AMD Firmware I/O Interconnect Architect What You Do At AMD... ...Intelligence (AI), High Performance Computing... ...for high-speed interconnects. This... ...role will focus on PCIe Gen 6/7/8 and emerging... ...standards (PCIe, CXL, OCI), contributing... ...boot, enumeration, link training, error handling...Suggested
- A leading semiconductor company seeks a Lead Analog SerDes Architect/Design Engineer to shape the future of data center connectivity... ..., CA. The ideal candidate will have a strong background in high-speed serial link design, with hands-on experience in analog CMOS/BiCMOS...Suggested
$175k - $350k
...The Role As the HSIO Architect, you will own the high-speed interface architecture across the various product... ...high-speed IO architecture for PCIe/Ethernet-224G/448G scale-up fabric/CPO... ...interface architecture; 5+ years at Principal level or higher in a fabless or IDM...SuggestedRemote workShift work- Synopsys Inc is seeking a seasoned professional to design and develop Speed Adapter solutions essential for high-speed protocol validation. You will work closely with multiple teams to implement cutting-edge solutions that bridge real-world technology and advanced virgin...Suggested
- ...critical project outcomes. Ideal candidates will have over 15 years’ experience in analog and mixed-signal design, especially in high-speed technologies. Join a collaborative team that values deep technical ownership and innovation, while shaping the future of computing...Suggested
- ...Description An AI Interconnect Architect defines and engineers high-speed networking and communication... ...interconnect technologies such as PCIe, CXL, co-packaged optics, UALink, Ultra... ...technologies including transport and link level protocols, switching fabrics,...PrincipalTemporary workRemote workFlexible hoursShift work
$147k - $165k
...Firmware Engineer - PCIe/CXL Memory Solutions... ...devices that power high-performance computing... ...working with high-speed interfaces and protocols... ...at PHY and Link layers. Interpret... ...Familiarity with server I/O and memory... ...- 230,000 USD for Principal. Your base salary will...Flexible hours$210k - $260k
...Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based... ...more at Role Overview As a Sr. Principal DSP Architect, you will be the technical visionary... .... Your focus will be on high-speed PAM4 (Pulse Amplitude Modulation 4...PrincipalFlexible hours$184k - $287.5k
NVIDIA Gruppe is seeking a Senior Architect located in Santa Clara, California, to contribute to the design of future chip architectures... ...will need to have over 8 years of experience, deep knowledge of PCIe and similar technologies, and strong analytical skills to...- ...Inc. is seeking an expert to develop SerDes system models for PCIe and Ethernet in optical systems. Your work will define product... ...involves cross-functional collaboration and customer support to drive innovation in high-speed optical systems. #J-18808-Ljbffr Synopsys, Inc.
$154.68k - $231.7k
...technologies, including ultra-fast read channels, high-performance processors, leading edge... ...involved in the development of CXL and PCIe End Point devices of Marvell. Responsible... ...various cross-functional groups such as Architect, other development teams, QA/Validation,...PrincipalInternshipWork from home- We are seeking a Senior I/O Architect for our NVLink chip to chip team. The... .... Proven experience in link‑layer architecture (transaction... ...existing interconnects such as PCIe, UCIE, Chip‑to‑Chip links and... ...industry standard protocols CHI, CXL, AXI. Ability to define system...
- ...Design Engineer for our Coherent High Speed Interconnect team! For two... ...and GPUs. Collaborate with architects, external partners, software... ...interconnect protocols like PCIe, CXL, AXI, CHI will be useful. Understanding... ...or experience with link‑layer stacks including data link...
$208k - $312k
...convincingly to a PCIe Gen5 device expecting multi-gigabit speeds. You think in protocol... ...PCIe Gen5/Gen6, CXL 2.0/3.x, UCIe, and... ...bridge real-world high-speed I/O with designs... ...transceiver configuration, link training, and... ...tradeoff to a senior architect or customer...Remote work$172.8k - $304.9k
...Job Title SoC Architect for Next Generation AI Products in the Datacenter... .... Willingness to work in a high-caliber international/multi-... ...Experience and knowledge of PCIe protocol spanning SRIOV, SIOV,... ...can review more details about our US benefits at this link....PrincipalWork experience placementWork from home$164.8k - $226.6k
...00 applications, including high-growth ones in AI datacenters... ...Job Summary The Principal Hardware Signal Integrity/Power Integrity Architect is accountable for system-level... ...design Experience in high-speed interface design, e.g., DDR, PCIe, USB, and similar protocols...Principal- ...Principal ASIC Architect Sunnyvale, CA About our company - Tensordyne (formerly... ...problems. Tensordyne builds high-performance, low-power... ...RISC-V CPU cores, and high speed serial communications with chip... ...networking fabric, HBM, and PCIe connectivity. Analyze technical...PrincipalRemote work
- Amphenol Corporation is seeking a Principal Signal Integrity Engineer in Santa Clara, California. This role involves leading technical projects in high-speed cable assembly design and providing solutions for customers' data transmission needs. Candidates should have a BS...
- d-Matrix inc. in Santa Clara is seeking a Sr. Staff PCB Layout Design Engineer. In this role, you will lead PCB design for high-complexity AI accelerators, ensuring optimal signal integrity and power delivery. Candidates should have over 12 years of relevant experience...
$136k - $218.5k
...will be responsible for verification of high-speed coherent interconnect design,... ...design. This role will collaborate with architects, designers, emulation, and silicon verification... ...industry standard interconnect protocols like PCIE, CXL, CHI will be useful. Strong background...- Senior High-Speed IO Validation Engineer at NVIDIA As a senior engineer, you will lead the full... ...performance. Responsibilities Own HSIO (PCIe/NVLink) validation of products from start... ...LTSSM failures; familiarity with data link layer and transaction layer. In‑depth knowledge...
- ...centric system architectures for high-throughput data processing... ...timing, and performance 2. High-Speed Digital & SerDes Design • Design... ...4/DDR memory subsystems o PCIe Gen3/Gen4 interfaces o QSFP (10G/25G/40G/100G) links o 10G+ SerDes channels •...
- ...product. As an AI/ML ASIC Architect you will help drive new... ...interfaces like UCIe, PCIe, CXL, etc that integrates AI... ...innovative and highly competitive adaptive accelerators... ...a particular focus on I/O subsystems connected... ...Familiarity with High-speed networking: InfiniBand,...Temporary workRemote workFlexible hoursShift workNight shift
$205k - $255k
...Senior Principal System Validation Engineer San... ...Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor... ...conformance to this high bar. Understand... ...thorough knowledge of high-speed protocols like CXL,... ...and SerDes link jitter budget. Experience...PrincipalFlexible hours- A leading Silicon Valley hardware startup is seeking a highly experienced Senior Staff Engineer to lead the architecture, development, and integration of OCP SAI with SONiC. The ideal candidate will have extensive experience in dataplane programming and control plane integration...Principal
- ...Optical Firmware Engineer, Principal San Jose, California, United States... ...Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based... ...management, calibration, and high-speed link optimization in silicon photonics systems...PrincipalFlexible hours
- ...advance your career. THE ROLE: As a Principal Engineer, you will spearhead the next... ...expert and data parallel dimensions Architect memory-efficient training systems... ...Flash Attention, Mixture of Experts High-speed networking: InfiniBand, RDMA, NVLink...PrincipalRemote work
$191.53k - $286.9k
...Senior Asic Link Layer Architect Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects... ...the end-to-end architecture of link layer solutions across high-speed interconnect protocols including Ethernet, custom link-...Permanent employmentInternshipWork from homeWorldwide$233.7k - $336.3k
About the Role As the Principal Quality Architect, you are the technical lead for the external certification... ...platform. You serve as the vital link between the Firmware Development team,... ...Quality, or Regulatory Governance for high-integrity systems. Certification Track...Principal- ...advance your career. THE ROLE: The High‑Speed IO (HSIO) validation engineer... ...‑speed IO interfaces (e.g., PCIe Gen6/Gen7, UALink, XGMI)... ...interfaces (e.g., PCIe Gen5/Gen6, CXL, Ethernet) and associated... ...emphasis), CDR architectures, and link‑level behavior. Proven experience...Principal
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal High-Speed I/O Architect (PCIe, CXL, UA Link). Be the first to apply!
- principal San Jose, CA
- principal cloud computing engineer San Jose, CA
- senior principal scientist San Jose, CA
- principal architect San Jose, CA
- senior principal cloud computing engineer San Jose, CA
- epic principal trainer
- principal network architect
- principal software architect
- principal user experience researcher
- principal financial group


