Principal High-Speed I/O Architect (PCIe, CXL, UA Link)
$253.3k - $342.7kArm Limited
Job Overview:
At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect architectures-coherent and non-coherent-for scalable SoC platforms. You will work across markets including mobile, automotive, datacenter, networking, and IoT, contributing to production-quality silicon with top-tier performance and efficiency. Collaborating with multi-functional teams, you'll shape the interconnect infrastructure that powers next-generation SoCs.
Responsibilities:
- Architect high-speed interconnect subsystems—including PCIe, CXL, and UA Link—and define coherent and non-coherent communication architectures across a range of silicon products.
- Define IP and subsystem roadmaps for high-speed I/O and interconnect technologies in close partnership with SoC architecture and core technology teams.
- Lead early architecture engagements with customers, shaping system requirements and delivering clear, implementation-ready specifications.
- Collaborate with performance, power, and physical design teams to optimize PCIe/CXL/UA Link subsystem behavior, bandwidth, latency, and overall system efficiency.
- Develop SoC architecture integrating Arm IP and high-speed I/O subsystems to meet compute, memory, and interconnect performance targets.
- Partner with software, firmware, and platform teams to optimize end-to-end solutions spanning hardware, drivers, and system software.
- Support detailed use-case exploration, workload analysis, and performance modeling to guide architectural decisions.
Required Skills and Experience:
- 8+ years of experience with coherency protocols, hierarchical cache design, and system-level coherency architectures.
- Deep expertise in PCIe, CXL, and UA Link protocols, including link-level behavior, transaction flows, ordering models, memory expansion/pooling, die-to-die or chiplet connectivity, and host/device integration.
- Consistent track record collaborating with performance, power, and physical design teams on the PCIe, CXL, and UA Link stack.
- Strong knowledge in areas such as heterogeneous compute, PCIe/CXL/UA Link subsystem design, security, caching, memory systems.
- Demonstrated communication and leadership skills with the ability to influence executive stakeholders and multi-functional teams.
- Bachelor’s or Master’s degree (or equivalent) in Electrical or Computer Engineering with 10+ years of experience in semiconductor architecture, design, or related roles.
Nice To Have Skills and Experience:
- Ability to thrive in dynamic environments with shifting priorities.
- Constructive, strategic approach to challenge and improve status quo.
- Track record of delivering complex projects on time and to spec.
In Return:
To join a newly forming Solution Engineering SoC architecture team with significant opportunities to impact the shape, definition, and culture of the team and help build our future success! This will be a fast paced and exciting environment with opportunities to demonstrate your strategic and innovative thinking while directly chipping in to current projects.
Arm is proud to have a set of behaviors that reflect our culture and guide our decisions, defining how we work collaboratively to defy ordinary and shape extraordinary!
- Partner and Customer Focus
- Collaboration and Communication
- Creativity and Innovation
- Team and Personal Development
- Impact and Influence
- Deliver on Your Promises
We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.
Our 10x mindset guides how we engineer, collaborate, and grow. Understand what it means and how to reflect 10x in your work:
#LI-MS1
Salary Range:
$253,300-$342,700 per year
We value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.
Accommodations at Arm
At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email View email address on click.appcast.io. To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.
Hybrid Working at Arm
Arm’s approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team’s needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.
Equal Opportunities at Arm
Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don’t discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.
#J-18808-Ljbffr$200k - $250k
...Job Description Job Description Principal RTL Design Engineer - PCIe / CXL / High-Speed SoC Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoC Location: Santa Clara, CA Compensation: $200K - $250K base DOE plus bonus and RSUs ($300K -...PrincipalOngoing contractLocal area$200k - $250k
...Description Job Description Principal Design Verification Engineer - PCIe / High-Speed SoC Job Title: Principal Design... ...to meet coverage targets. Architect and implement bring-up and silicon... ...tools (e.g., protocol analyzers, link-layer tools such as UALink) to...PrincipalOngoing contractLocal area$220.92k - $311.89k
## Principal SerDes ArchitectApplylocations: US, California, Santa Clara... ...of next-generation high-speed IO PHYs with industry-leading... ...fundamentals, including TX/RX blocks, I/O PHY architecture , low-power design... ...- Familiarity with UCIe and PCIe specifications - Strong...PrincipalLocal areaShift work$205k - $255k
...Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-... ...’s conformance to this high bar. Understand the performance... ...thorough knowledge of high-speed protocols like CXL, PCIe,... ...level requirements and SerDes link jitter budget. Experience...PrincipalFlexible hours- ...Design Technologies provides high-performance, ultra-low... ...generation of ultra high-speed SerDes IP at 448G and beyond... ...Description We are seeking a Principal / Lead DSP & Systems Architect to own the architectural... ...will drive end-to-end link architecture, DSP algorithm...Principal
$220k - $290k
...next generation microLED technologies for high-performance computing and augmented reality... ...Role As a Leading Developer for High-Speed microLED Arrays, you will bridge the gap between... ...) Solid understanding of optical link budgets, chromatic dispersion, and optical...Principal- ...convincingly to a PCIe Gen5 device expecting multi‑gigabit speeds. You think in protocol... ...PCIe Gen5/Gen6, CXL 2.0/3.x, UCIe, and... ...bridge real‑world high‑speed I/O with designs... ...transceiver configuration, link training, and... ...tradeoff to a senior architect or customer...
- ...product. As an AI/ML ASIC Architect you will help drive new... ...interfaces like UCIe, PCIe, CXL, etc that integrates AI... ...innovative and highly competitive adaptive accelerators... ...a particular focus on I/O subsystems connected... ...Familiarity with High-speed networking: InfiniBand,...Temporary workRemote workFlexible hoursShift workNight shift
$210k - $260k
...Piper Companies is seeking a Principal Hardware Architect around San Jose, CA to join a cutting‑edge organization developing advanced networking... ...electrical engineering leader with deep expertise in high‑speed, high‑power board design who can guide complex hardware platforms...Principal- ...software to deliver reliable, high‑performance solutions at... ...will work with senior silicon architects. The candidate will be highly... ...define STA strategies. High‑speed I/O architecture : architect PCIe Gen5/Gen6 RC/EP topologies, NTB links, Ethernet MAC/PHY integration...Night shift
$272k - $431.25k
...between GPUs, nodes, and storage at the speed modern AI demands—spanning low-level... ...quantum computing interconnects. This Principal Architect role leads the research agenda and architectural... .../or networking with deep expertise in high-performance networking (InfiniBand,...Principal$209.5k - $299.2k
...solutions provider gives us the focus, speed, and agility to innovate without... ...and edge. About the Role As a Principal NoC IP Micro‑Architect, you will lead the end‑to‑end architecture... ...design, and product teams to deliver high‑performance interconnect solutions...PrincipalLocal areaNight shift$209.5k - $299.2k
...FPGA solutions provider gives us the focus, speed, and agility to innovate without... ...innovation. About the Role The DFT Architect at Altera is a senior technical authority... ...role sits at the forefront of innovation in high‑performance compute, AI acceleration, advanced...PrincipalLocal areaShift work$170k - $230k
...partners like GlobalFoundries—we use the same high-volume processes that already produce... ...Summary The Principle Optical Fiber Architect reports into the System Design organization... ...to bridge component‑level fiber link designs and top‑level system requirements...PrincipalShift work$209.5k - $299.2k
## Principal NoC IP Micro-ArchitectApplylocations: San Jose, California... ...provider gives us the focus, speed, and agility to innovate... ...As a **Principal NoC IP Micro-Architect**, you will be responsible for... ...and product teams to deliver high-performance interconnect solutions...PrincipalWork experience placementLocal areaShift workNight shift$164.8k - $226.6k
...00 applications, including high-growth ones in AI datacenters... ...Job Summary The Principal Hardware Signal Integrity/Power Integrity Architect is accountable for system-level... ...design Experience in high-speed interface design, e.g., DDR, PCIe, USB, and similar protocols...Principal$219k - $351k
...candidate experience amidst our high application volumes, each... ...architecture and circuits of high-speed interconnect transceiver (... ...interconnect and 224/448Gbps UA-link/Ethernet using cutting-edge process... ...interconnect standard (USB, PCIe, UCIe) Knowledge and experience...PrincipalWork at officeFlexible hours- ...centric system architectures for high-throughput data processing... ...timing, and performance 2. High-Speed Digital & SerDes Design • Design... ...4/DDR memory subsystems o PCIe Gen3/Gen4 interfaces o QSFP (10G/25G/40G/100G) links o 10G+ SerDes channels •...Contract work
$175k - $350k
...SoC Architect TylSemi, Inc. San Jose, California, United States About... ...real hardware. Low ego, high standards. We don't care about... ...across IO interfaces (PCIe / UCIe / CXL / UALink / ESUN) Collaborate... ...design and trade-offs High-speed IO protocols (UCIe, PCIe, Ethernet...Remote workShift work$175k - $350k
...We are seeking a SoC Architect to define and drive the architecture of next‑generation... ...design and trade‑offs. Expertise in high‑speed IO protocols (UCIe, PCIe, Ethernet). Experience with... .... Knowledge of coherency protocols (CXL, CHI). Experience with power/performance...- ...of AI and beyond. THE ROLE: We are seeking a Robotics AI Architect to define and scale next‑generation Physical AI systems, with a... ...reference architecture for complex robotic systems (humanoids, high‑DoF manipulators, mobile manipulation platforms), establishing...Principal
$272k - $431.25k
...Responsibilities Develop innovative high-performance processor and system architectures, focusing on the memory system and energy efficiency. Develop architecture and micro‑architecture features to improve the state‑of‑the‑art in GPU memory systems, optimizing along...Principal$272k - $431.25k
...We are looking for a Principal Architect for SoC and System performance modelling. The NVIDIA Architecture Modeling group is looking for architects... ...fields, delivering the highest performance in the world for high-performance computing. We are constantly looking for ways to...PrincipalWork experience placement$209k - $230k
...Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor... ...We are looking for Principal Test Engineers with proven... ...samples all the way through high volume production ramp. The... ...Working knowledge of high-speed protocols like PCIe, Ethernet...PrincipalFlexible hours$180k - $326k
...evolution of Everpure's high-performance systems from... ...What You'll Do Architect and Design: Drive the full... ...architectures and high-speed bus technologies. Lead... ...high-speed interfaces (PCIe, Ethernet up to 800Gbps+... ...complex compute, storage, and I/O systems, with hands-on...PrincipalWork at officeFlexible hours- ...of scale-up and scale-out systems. As a Principal Application Engineer for Optical... ...customers — driving optical solution adoption, link bring-up, and system-level enablement... ...optics-based platforms supporting UALink, PCIe, and high-speed Ethernet — directly accelerating Astera...Principal
$323k
...seeking an outstanding and visionary Lead Architect to drive the definition and... ...system domains to support scalable, high‑performance, and efficient infrastructure... ...class power management techniques, high‑speed IO interfaces like PCIe and SATA, security, and external-to‑...PrincipalWork at officeLocal areaRemote work$138k - $317.8k
...Position Title: Principal, Design Verification Engineer, UAL and PCIe Subsystems (Confidential Client) Location:... ...to facilitate data transfers at high speeds, and you will help verify that... ...issues. Verifying boot code and architecting, developing, and maintaining...PrincipalPermanent employment- ...Principal Engineer, Hardware Development Engineering ESSENTIAL... ...and PCB design for high-performance systems, including: High-speed interfaces Power delivery... ...high-speed digital design (PCIe Gen5/Gen6, DDR5, or similar... ...generation interconnects (PCIe, CXL, switching architectures)...PrincipalTemporary workRemote workFlexible hoursShift work
$323k
...Job Overview At Arm, a SoC Architect is a technical role responsible for architecting and designing high‑volume, sophisticated SoC platforms on groundbreaking nodes across... ..., coherent and non‑coherent interconnect, PCIe/CXL, multi‑level caching architecture, functional...Work at officeLocal area
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal High-Speed I/O Architect (PCIe, CXL, UA Link). Be the first to apply!



