Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Static Timing Analysis Engineer, Full Chip STA

$163k - $236k

Jobleads-US

Static Timing Analysis Engineer, Full Chip STA

Share Static Timing Analysis Engineer, Full Chip STA

corporate_fare Google place Mountain View, CA, USA

info_outline X In most instances, this position requires in-person interviews as part of the hiring process.

  • Bachelor's degree in Electrical Engineering or Computer Science, or equivalent practical experience.
  • 8 years of technical experience in silicon timing closure and chip integration.
  • Experience in one or more static timing tools (e.g., PrimeTime, Tempus).
  • Experience with STA signoff constraint authoring for full-chip level, tapeout signoff requirements, checklists, and associated automation.

Preferred qualifications:

  • Master's degree in Electrical Engineering, Computer Science, or a related field.
  • Experience in extraction of design parameters, QoR metrics, and analyzing data trends.
  • Experience with ASIC design flows and methodology of static timing analysis.
  • Knowledge of semiconductor device physics and transistor characteristics.
  • Ability to deliver high complexity silicon in technology process nodes.
  • Effective skills with scripting languages such as Tcl or Perl.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $236000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google.

  • Define SoC timing signoff process corners, derates, uncertainties and their tradeoffs.
  • Drive clock tree Jitter and implementation for SoCs to achieve best energy, performance and area.
  • Manage full chip timing constraint validation, timing signoff checklist criteria, perform full chip STA, timing ECO creation and oversee final timing signoff for SoC’s.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

#J-18808-Ljbffr Jobleads-US
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Static Timing Analysis Engineer, Full Chip STA in Mountain View, CA vacancy
  • $164.47k - $269.1k

     ...IntelIntel is seeking an experienced Senior Static Timing Analysis (STA) Engineer to help drive the development of next...  ..., power-efficient System-on-Chip (SoC) designs that power industry-leading...  ...closely with the clocking team and full-chip designers to balance timing fixes... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  •  ...Tensordyne, a Sunnyvale-based AI system solutions company, is seeking a senior ASIC STA lead to drive frontend physical design and timing closure across full-chip and block-level workstreams. You will collaborate with a global team, develop scalable STA workflows, and... 
    Suggested

    Jobleads-US

    Sunnyvale, CA
    4 days ago
  • $163k - $236k

    Perform full chip static timing analysis, timing ECO creation for timing convergence, and final timing sign...  ...tape outs.Debug and resolve common STA or design rule issues like...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... 
    Suggested
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $125.7k - $203.1k

     ...other grow. Because full product development...  ...Design for Test Engineer with a primary focus...  ...teams to understand chip architecture and drive...  ...to validate test timing and logic...  ...pattern generation and analysis. Minimum Qualifications...  ...patterns and Test Static Timing Analysis. Strong... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Internship
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $136k - $218.5k

     ...looking for a motivated ASIC Timing Engineer to join our dynamic and...  ...ll be doing:Drive Timing Analysis and Closure: Lead the...  ...level, cluster level, and full chip level.Collaborate with Cross...  ...in full-chip/sub-chip Static Timing Analysis (STA) and timing convergence,... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...for a motivated Senior Timing Closure Engineer to join our dynamic...  ...designers to drive timing analysis and closure of custom...  ...transistor level STA tools such as NanoTime...  ...simulations for correlation to static timing and noise...  ...SummaryLocation: US, CA, Santa ClaraType: Full time
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...seeking an innovative Senior STA Signoff Methodology Engineer to help drive sign-off...  ...comprehensive modeling, insightful analysis, and automation. This work...  ...advanced technologies on chip timing.Develop STA and PNR flows...  ...: US, CA, Santa Clara; US, TX, AustinType: Full time
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $112.2k - $162.2k

     ...Integrating thermal and electrical engineering principles into our...  ...mechanical design, tolerance stack-up analysis, Bill of Materials (BOM)...  ...certifications, and/or training. The full salary range for certain...  ...Cisco for defined periods of time.U.S. employees are eligible... 
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    23 hours ago
  • $100k

     ...Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across...  ...padring integration, bump/RDL strategies, and reliability analysis (IR drop, EM), with solid understanding of advanced nodes... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $33.5 per hour

     ...We are seeking a fast-learning Mechanical Engineer to support existing production equipment. This position is available on either a full-time or part-time basis. Requires 2+ years of hands-on experience diagnosing and repairing mechanical and electrical equipment.... 
    Hourly pay
    Full time
    Part time

    Micro Lithography, Inc.

    Sunnyvale, CA
    5 days ago
  •  ...As a Senior DFT Engineer at QFocus Technologies, you will be responsible...  ...and optimization to ensure timing closure and power grid...  ...TAP controllers, and board/chip-level test logic...  ...Compiler, Cadence Genus) and static timing analysis (STA) constraint creation for DFT... 

    QFocus Technologies LLC

    Sunnyvale, CA
    2 days ago
  • $163k - $236k

     ...) and power integrity (PI) analysis and optimization for High-Performance...  ...definition to influence chip floorplanning, power...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...architecture, physical design, static timing analysis (STA), package, and validation... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  •  ...ASIC Implementation Engineer, Static Verification Meta, 1180 Discovery Way, Sunnyvale, CA...  ...Hierarchical Clock Domain Crossing (CDC) analysis and collaborate with designers for sign...  ...optimized Gate Level Netlist for Timing, Area, and Power. Develop automation... 

    Jobleads-US

    Sunnyvale, CA
    5 days ago
  • $145k - $246k

     ...ever.As a Design Engineer at Micron Technology...  ..., reliability, time-to-market, and customer...  ...Drive blocks and full-chip partitions through...  ...; own block-level STA sign-off across...  ...contribute to shared analysis tooling and...  ...EngineeringStrong static timing analysis and... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  •  ...experienced ASIC physical design engineer in Sunnyvale, CA. You will drive timing closure, signoff readiness, and...  ...across block, subsystem, and chip levels. You will develop methodologies...  ..., Python, or Pandas, perform static timing analysis with PrimeTime and ICC2, and... 

    Jobleads-US

    Sunnyvale, CA
    3 days ago
  •  ...tactile gloves in the world. As an Electrical Engineer, you'll work on the design of electrical...  ...delivery, sensor integration, and real-time communication, all within extremely tight...  ...debugging, and diagnostics across the full embedded stack 03 Support system integration... 
    Full time
    Flexible hours

    Jobleads-US

    Mountain View, CA
    5 days ago
  • $184k - $287.5k

     ...creative and highly motivated engineer with expertise in System Software to join the Chips System Software organization. You...  ...level debugging and root cause analysis.Familiarity with computer...  ...characteristic protected by law.SummaryLocation: US, CA, Santa ClaraType: Full time
    Full time
    Work at office
    Local area

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...NVIDIA's Advanced Technology Group! We are looking for a Full-Chip RTL Integration Engineer to join our dynamic and growing FE-ASIC development team....  ...status or any other characteristic protected by law.SummaryLocation: US, CA, Santa Clara; US, TX, AustinType: Full time
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $148k - $235.75k

     ...are looking for a Senior Product Quality Engineer (PQE) who has a strong technical experience in Automotive chip products, data analysis, manufacturing/functional testing and customer...  ...other characteristic protected by law.SummaryLocation: US, CA, Santa ClaraType: Full time
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...Implementation Methodology Engineer for NVIDIA's elite...  ...advanced-node chip development. You will...  ...targets throughout the full implementation cycle....  ...Conduct deep root-cause analysis on timing closure bottlenecks, power...  ...CTS, routing, and MCMM STA.EDA Tool Proficiency:... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...looking for a Senior SRAM Engineer!The Full Custom Macro team at NVIDIA...  ...s wide array of processing chips. Be it high speed, low power...  ...automation, data collection, and analysis to ensure working...  ...and methodologies including: Static Timing analysis, EM and IR analysis... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $132.4k - $179.2k

     ...View, CAMechanical Hardware /Full-Time /On-siteAbout us:Aeva’s mission...  ...onto a silicon photonics chip in a compact module. Aeva 4D...  ...and motivated NPI Alignment Engineer to work closely with our design...  ...related issuesOversee failure analysis of process and assembly related... 
    Full time
    Contract work
    Remote work
    Flexible hours

    Aeva

    Mountain View, CA
    1 day ago
  • $196k - $310.5k

     ...looking for a Senior SRAM Engineer within our Full Custom Memory (FCM) team!The...  ...NVIDIAs wide array of processing chips. Be it high speed, low...  ..., data collection, and analysis to ensure working siliconWhat...  ...methodologies, including: Static Timing Analysis, EM and IR analysis... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

     ...a critical path that timing analysis missed, you find out why...  ...use your numbers. The engineers who do this well are...  ...timing margins across the full PVT space.Close the...  ...frequency and power.Depth in static timing analysis,...  ...at the block and chip level.Enough design intuition... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $129.4k - $207k

     ...If you are a first time user, please create...  ...programs all the way from chip level DFT...  ...Physical Design & STA team for DFT mode timing...  ...with STA and DI Engineers design closure for...  ...with silicon failure analysis, diagnostics & yield...  ...CA San Jose Innovation DriveType: Full time
    Full time
    Local area

    Broadcom

    San Jose, CA
    2 days ago
  • $175k - $280k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. FULL CHIP PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    3 days ago
  •  ...is a worldwide community of engineers, designers, and...  ...sectors to build sector‑and full‑chip‑level views for FPGA platforms...  ...utilizing both digital (synthesis, STA, DFT) and custom (physical/...  ...checking (LEC), static timing analysis (STA), and DFT scan integration... 
    Work experience placement
    Worldwide
    Relocation

    Jobleads-US

    San Jose, CA
    2 days ago
  • $160k - $275k

     ...vertically integrated full-stack solutions from silicon...  ...-architects and design engineers to join our team as we...  ..., design trade-off analysis, and power target definition...  ...for dynamic and static power reduction.Drive power...  ...with synthesis, static timing analysis, place-and-... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  •  ...Moffett Field, CAJOB STATUS: Full-timeCLEARANCE: Ability...  ...for a Mechanical Engineer located at NASA Ames Research...  ...design, development, analysis, manufacturing,...  ...organized, with excellent time management skills and ability...  ...survive quasi-static, vibration, sine, shock... 
    For contractors
    Flexible hours

    Astrion Group

    Mountain View, CA
    1 day ago
  •  ...worldwide.We’re a team of engineers, clinicians, and innovators...  ...decisions when faced with time constraints and ambiguous or...  ...medical products.Mechanical analysis, including statics, dynamics, kinematics, stress...  ...are listed.SummaryType: Full-timeFunction: EngineeringExperience... 
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Static Timing Analysis Engineer, Full Chip STA. Be the first to apply!