PCIe RTL Design Engineer for TPU Accelerators
Google Inc.
A leading tech company based in Sunnyvale, CA is seeking a PCIe Design Engineer to lead the design of high-performance ASICs for AI/ML hardware acceleration. The role involves RTL development, managing comprehensive documentation, and integrating subsystem functionality within data center accelerators. Candidates should hold a Bachelor's degree and possess significant experience in ASIC design, specifically with PCIe logic. The position includes a competitive salary range and opportunities for growth within a collaborative environment. #J-18808-Ljbffr Google Inc.
Vacancy posted 17 hours ago
Similar jobs that could be interesting for youBased on the PCIe RTL Design Engineer for TPU Accelerators in Sunnyvale, CA vacancy
$163k - $236k
Lead the PCIe microarchitecture and RTL development, ensuring high-performance designs that strictly adhere to Power,... ...degree in Electrical Engineering, Computer Engineering... ...of AI/ML hardware acceleration. You will have an opportunity... ...drive cutting-edge TPU (Tensor Processing...SuggestedWorldwide- Google is seeking an RTL Design Engineer for the TPU team in Sunnyvale, CA to shape next‑gen AI accelerators. You will design and verify microarchitecture and RTL in SystemVerilog, collaborating with DV, PD, and firmware to deliver high‑quality hardware. The role focuses...Suggested
- Google is seeking an RTL Design Engineer for the TPU team in Sunnyvale, CA. You’ll shape microarchitecture for AI/ML accelerators, delivering high-performance, power-efficient RTL designs and contributing to chip-level integration. You’ll collaborate with verification,...Suggested
- Google is seeking an experienced ASIC RTL design engineer to shape the TPU architecture and AI/ML hardware acceleration. You will drive cutting-edge TPU technology and contribute to the design and verification of complex digital clock control systems, with a focus on timing...Suggested
- Google's AI Hardware team is shaping the future of AI/ML hardware acceleration by driving TPU technology and custom silicon solutions. In this role, you will contribute to RTL design and verification for SoC-level components, focusing on the management and control subsystem...Suggested
$163k - $236k
...and control subsystem's design microarchitecture... ....Develop SystemVerilog RTL to implement logic for... ...s degree in Electrical Engineering, Computer Engineering,... ...future of AI/ML hardware acceleration. You will have an opportunity... ...to drive cutting-edge TPU (Tensor Processing Unit...Worldwide$138k - $197k
...microarchitecture for the TPU, writing high-quality,... ..., and power-efficient RTL code primarily in... ...for the machine learning accelerators.Collaborate closely with... ...enhancement of internal design tools, flows, and methodologies... ...s degree in Electrical Engineering, Computer Engineering,...Worldwide$163k - $237k
...s degree in Electrical Engineering, Computer Engineering,... ...of experience in ASIC design. Experience interacting... ...Responsibilities Design RTL Intellectual Property (... ...understanding of accelerator development from concept... ...digital designs, focusing on TPU architecture and its...$163k - $237k
...microarchitecture and RTL execution to deliver high-performance network design components which meet strict... ...s degree in Electrical Engineering, Computer Engineering,... ...of AI/ML hardware acceleration. You will have an opportunity... ...to drive cutting-edge TPU (Tensor Processing Unit...Worldwide- Google Inc. in Sunnyvale, CA is seeking an experienced engineer for an ASIC design role focused on management and control subsystem design. The successful candidate will work on SystemVerilog RTL for ASIC products and collaborate with architecture, validation, and hardware...
$200k - $250k
Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed...$138k - $198k
...verification of complex digital design blocks by fully... ...with design engineers to identify important verification... ...digital logic at RTL using SystemVerilog/UVM... ...future of AI/ML hardware acceleration. You will have an opportunity... ...to drive cutting-edge TPU (Tensor Processing Unit...Worldwide$200k - $250k
Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation... ...collaboration with architects, RTL designers, firmware/driver teams (ARM... ...link-layer tools such as UALink) to accelerate verification and validation.Contribute...$163k - $236k
Design and implement high-speed blocks, taking end-to... ...s degree in Electrical Engineering, Computer Engineering,... ...future of AI/ML hardware acceleration. You will have an... ...to drive cutting-edge TPU (Tensor Processing Unit... ...ML-driven systems.As an RTL Design Engineer, you will...Worldwide$156k - $229k
TPU Design Engineer, Silicon Google - Mountain View, CA, USA; San Diego, CA, USA Mid Experience... ...with digital logic design principles, RTL design concepts, and languages such as... ...collaborating with architects. Knowledge of accelerators (e.g., Machine Learning or GPUs) or...Full timeWorldwide- Google is seeking an Early TPU SoC Design Engineer in Sunnyvale, CA to help shape AI/ML hardware acceleration and contribute to TPU architecture, RTL design, and verification. You will work on SoC-level RTL design, high-level integration, and cross‑functional collaboration...
- Google is seeking an RTL Design Engineer to shape the future of AI/ML hardware acceleration. You will contribute to TPU architecture and integration within AI/ML-driven systems, verifying complex digital designs and driving high-speed modules for next-generation TPU technology...Worldwide
$138k - $197k
...Develop, implement, and maintain design blocks or components/part of... ...'s degree in Electrical Engineering, Computer Engineering, Computer... ...digital logic design principles, RTL design concepts, and... ...computer architecture.Knowledge of accelerators (e.g., Machine Learning or...Worldwide- ...to build great products that accelerate next-generation computing experiences... ...using a flexible controller design as the base for all our IP.... ..., conscientious logic design engineer in the Dram Controller IP at... ...with a strong background in RTL development and a commitment...Flexible hours
$163k - $237k
...developing CPU cache subsystems, focusing on RTL design and microarchitecture for future CPU... ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science... ...for modern processor components or AI accelerators.Experience with ARM Instruction Set Architecture...Worldwide$163k - $236k
...Machine learning processors and accelerators along with specification of... ...Subsystem Development.Drive RTL development, debug functional... ...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...years of experience with RTL design using Verilog/System Verilog...Worldwide- Google in Mountain View, CA is seeking a hardware design engineer to develop custom silicon solutions powering consumer products. You will contribute to RTL design, power optimization, and performance improvements across complex digital blocks. You'll collaborate with...
$163k - $236k
...microarchitecture for digital designs within the TPU.Partner with Verification... ...test plans and debug RTL, and collaborate with Physical... ...internal design tools, flows, and engineering methodologies.Minimum... ...the future of AI/ML hardware acceleration. You will have an...Worldwide$174k - $252k
...software and hardware teams to co-design architectural improvements... ...the roadmap for future TPU/Cloud Silicon architectures.Minimum... ...Computer Science, Electrical Engineering, Computer Engineering, a... ...optimizations.Familiarity with accelerator architectures.Google Cloud’s...Worldwide- ...build great products that accelerate next-generation computing... ...ROLE:Join AMD's Silicon Design team to design and develop... ...As a Senior ASIC Design Engineer, you will own the complete RTL design lifecycle from micro... ...(AMBA AXI/AHB/APB, PCIe, CXL).Design Quality & Verification...
$138k - $198k
...QUALIFICATIONS: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... ...of experience with digital logic design principles, RTL design concepts, and languages such... ...computer architecture. Knowledge of accelerators (e.g., Machine Learning or GPUs) or similar...Worldwide$183k - $247.6k
Our Machine Learning Acceleration (MLA) team develops the Inferentia and Trainium SOCs... ...industries. We are seeking experienced Design Verification Engineers to build the next generation of our... ...with interconnect protocols, for e.g. PCIe and UCIe- Experience with memory sub-...Local areaWork from homeFlexible hours- ...build great products that accelerate next-generation computing experiences... ...are seeking a high‑impact Design Verification Engineer with strong technical depth... ...intricate architecture/RTL issues, and is comfortable... ..., testbench, interfaces (PCIe/DDR/Ethernet), and system...
$174k - $252k
Senior Performance Co-Design Engineer, LLM Serving link Copy link corporate_fare Google place... ...optimizations. Familiarity with accelerator architectures. About the job Google Cloud... ...the evolution of advanced models. The TPU Chip Architecture and Performance Co-design...Worldwide- Google is seeking a TPU Design Engineer, Silicon in Mountain View, CA. This mid-level role focuses on driving progress in digital design and mentoring... ...'s in EE/CS or related field and 5 years in digital logic, RTL, and Verilog/SystemVerilog, with knowledge of synthesis for...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to PCIe RTL Design Engineer for TPU Accelerators. Be the first to apply!
Related searches
- data center design engineer Sunnyvale, CA
- rtl design engineer Sunnyvale, CA
- cad design engineer solidworks Sunnyvale, CA
- new product engineer Sunnyvale, CA
- senior asic design engineer Sunnyvale, CA
- product engineer Sunnyvale, CA
- soc design engineer Sunnyvale, CA
- senior manager product engineering Sunnyvale, CA
- ic design engineer Sunnyvale, CA
- sr. product engineer Sunnyvale, CA