Lead Software Engineer - Low-Power Verification (UPF)
Cadence Design Systems Inc
Cadence Design Systems in California is seeking a Lead Software Engineer - Low Power Verification to advance UPF debug features and RTL support as part of Palladium and Protium flows.
You will enhance UPF performance, scale event logging for multi-billion-gate designs, and help document end-to-end workflows with SystemVerilog and UPF examples. Collaboration across R&D, PE and AE teams is required, with a focus on high-quality, scalable software.
#J-18808-LjbffrVacancy posted 21 hours ago
Similar jobs that could be interesting for youBased on the Lead Software Engineer - Low-Power Verification (UPF) in San Jose, CA vacancy
$114.8k - $213.2k
## Lead Software Engineer - Low-Power VerificationApply: SAN JOSE: Full time: Posted Today: End Date: December... ...the next generation of low-power verification software for the Palladium and Protium... ...on the Palladium and Protium UPF R&D team you will be responsible for...SuggestedFull timeCadence Design Systems
San Jose, CA21 hours ago- ...determined to help solve them.AMD is powering the next generation of... ...moves the world forward.THE ROLE:As a Low-Power & CDC Verification Engineer, you will work with formal experts and... ...Power/Clock domain crossing exposure, UPF.Scripting in Perl or Python.Leadership...Suggested
AMD
Santa Clara, CA5 days ago $163k - $236k
...carry out post-layout low power verification methodologies... ...Unified Power Format (UPF) alignment.Drive the... ...degree in Electrical Engineering, Computer Engineering... ...build the future. From software to hardware our teams... ...the future of world-leading hyperscale computing,...SuggestedWorldwideGoogle
Sunnyvale, CA7 days ago- ...Inc. in Sunnyvale, CA is seeking a Wireless SOC Design Verification Engineer to own a meaningful verification scope across pre-... ...designers and firmware engineers. The role emphasizes low-power verification with UPF, directed and constrained-random testing, coverage models...Suggested
Apple
Sunnyvale, CA3 days ago $200k - $300k
...Role Overview We are looking for a talented Senior Formal Verification Engineer to define, own, and scale the formal verification effort... ...Experience with sequential equivalence checking (SEC) and low-power (UPF) formal verification. Experience with AI, machine...SuggestedFlexible hoursVelaura AI, Inc.
Santa Clara, CA17 hours ago$147.4k - $272.1k
...A leading technology company in Cupertino is seeking a Power UPF Engineer to enhance Unified Power Format methodologies for mobile SOC designs. You will be crucial... ...relevant experience, with preferred skills in UPF verification. The position offers a competitive salary...Apple
Cupertino, CA21 hours ago$200k - $230k
...the art commercially available ultra-low-power processors and is programmable using standard... ...are looking for an experienced Design Verification Lead to drive the functional verification... ...tapeout in a newly formed hardware engineering organization. You will own the...Efficient Computer
San Jose, CA4 days ago$151k - $251.8k
...ResponsibilitiesAs a Design Verification Engineer, you will contribute to the verification... ...interconnect IPs that power next-generation consumer... ...and optimize high-performance, low-latency interconnect solutions... ...-aware verification with UPF and gate-level simulations.You...Hourly payFull timeRelocationSamsung Semiconductor
San Jose, CA8 days ago$122.44k - $232.19k
...architectures, algorithms, and software inspired by the brain's... ...-world products that will power the coming era of physical... ...experienced pre-silicon verification engineers who are passionate about driving... ...04.• Experience with DFX, low power and UPF verification techniques....Full timeLocal areaImmediate startShift workIntel
Santa Clara, CA4 days ago$200k - $300k
...for talented Design Verification Engineers to help verify and deliver... ..., RTL engineers, software engineers and system... ...and reset topology, low power behavior, and the IO... ...experience. ~ Experience leading or participating in... ...tools and UPF based flows. Preferred...Flexible hoursVelaura
Santa Clara, CA4 days ago- ...Broadcom Inc. seeks a Staff Power Engineer in San Jose to own end-to-end power definition,... ...architecture, RTL, physical design, and software teams to meet strict power and thermal... ...deep expertise in power estimation, UPF/CPF, and low-power techniques, plus hands-on scripting...
Broadcom Corporation
San Jose, CA19 hours ago $153.2k - $229.8k
...Technologies, Inc.Job Area:Engineering Group, Engineering... ...experienced Design Verification Engineer to join... ....Experience with power-aware simulation using UPF.Knowledge of... ...high-performance, low-power, or multi-clock... ...Familiarity with hardware/software co-verification or...Work experience placementWork from homeQualcomm
Santa Clara, CA3 days ago- ...strategic SoC Design Verification (DV) Lead to architect, drive,... ...of verification engineers tasked with validating... ...(SVA), and hardware/software co-verification where... ...system features like power management (UPF), clocking/resets,... ...debugged real hardware. Low ego, high standards....Remote workShift work
TylSemi
San Jose, CA4 days ago - ...is seeking experienced Physical Design Engineers to contribute to cutting-edge SoC and ASIC... ...participate in floorplanning, CTS, low-power techniques, timing analysis, and automated... ..., collaborating with architecture and verification teams. The role emphasizes developing...
Qualcomm
Santa Clara, CA3 days ago - ...Lead Software EngineerCadence Design Systems Inc. is looking for a motivated Lead Software Engineer to work with us in San Jose, California.At Cadence, we hire and develop leaders... ...accelerate design bring-up, debug, verification, and validation workflows.Working at Cadence...Full time
Cadence Inc
San Jose, CA4 days ago $200k - $350k
...looking for talented RTL Engineers to help build Velaura... ...modelers, software engineers, verification engineers and physical... ...this role you will own power management of the SoC... ...domains, retention and low power flows. Correlate... .... Experience with UPF based low power...Flexible hoursVelaura
Santa Clara, CA4 days ago$220.92k - $311.89k
...and cloud. As a Senior Formal Verification Engineer, you will play a critical... ...to validate design, analyze power/performance, and uncover bugs... ...features.Document test plans and lead technical reviews with design... ...clock domain crossings, and low-power design techniques.• Familiarity...Full timeInternshipLocal areaImmediate startShift workIntel
Santa Clara, CA8 days ago- ...01Our client is seeking a Senior ASIC Verification Engineer to join their team. As a Senior ASIC Verification... ...: $50 - $55/hr on W2What's the Job?Lead implementation of SSN-based test flow... ...and technology nodes for high-speed, low-power designs.What's in it for me?...Temporary workFor contractorsImmediate startRelocationFlexible hours
Experis
San Jose, CA6 days ago $168k - $264.5k
...are seeking a skilled Senior Verification Engineer to join our Display Team and... ...high-quality IPs that power NVIDIA products across consumer... ...Verdi/Debussy, GDB) and strong software engineering practices: clean... ...ISO clients, and system low-power features (clock gating...Full timeNvidia
Santa Clara, CA5 days ago$175k - $308.5k
...architectures, high speed layered protocols, low-power driven architecture, and best-in-class... ...SOC debug architecture. As a Design Verification Engineer on our team, you'll be at the center of... ...and power up-down scenarios using UPF simulations. Create coverage driven...RelocationNight shiftApple Inc.
Sunnyvale, CA4 days ago$186.9k - $267.7k
...platforms central to the AI era, powering Cisco’s core Switching,... ...planning and execution of ASIC verification for complex networking SoCs,... ...and mentorship to verification engineers, promoting best practices and... ...successful silicon bring-up.Lead complex debug efforts, perform...Full timeTemporary workLocal areaFlexible hoursCISCO Systems
San Jose, CA4 days ago$168k - $264.5k
...looking for a Senior System Verification Engineer to join our Emulation... ...assertions, Coverage, Power Estimation, SpeedBridges... ...NVLINK/IB/Ethernet etc …. Low speed protocols like I2C... ..., Performance, and Software teams.Work constructively leading emulation vendors to debug...Full timeWorldwideFlexible hoursNvidia
Santa Clara, CA8 days ago- ...Hark, Inc. is seeking an RF antenna engineer to own end-to-end wireless design for a first-generation wearable. You will... ...-Fi, BT, GNSS, NFC, and UWB within a tight enclosure. Lead RF strategies for ultra-low power performance and drive EVT/DVT/PVT phases, including factory...
Hark
San Jose, CA3 days ago - ...Apple Inc. in Santa Clara, CA is seeking a CPU Physical Electrical Analysis Engineer to drive EMIR/electrical verification closure and power grid design. You will collaborate with CAD/EDA vendors, methodology teams, and SoC teams to ensure IP delivery aligns with schedules...Relocation
Apple
Santa Clara, CA22 hours ago - ...Qualcomm Technologies, Inc. is seeking talented engineers for CPU RTL development targeting high performance, low power devices. You will work with chip architects to... ...microarchitecture knowledge. Collaboration with software/firmware teams and a focus on power-aware...
MaC VC
Santa Clara, CA4 days ago - ...Nuvacore is building a ground‑up high performance, low‑power CPU for next‑generation compute workloads. We are seeking Verification Engineers at multiple levels — from Senior Engineer to Principal level — to help prove that the Nuvacore CPU is architecturally correct....
NUVACORE
Santa Clara, CA17 hours ago - ...believe technology has the power to solve the world’s most important... ...breakthroughs, or bringing leading edge products to market,... ....THE ROLE: As a Lead IP Verification Engineer in the AECG Group, you will... ...feature interactions, hardware/software integration, performance requirements...
AMD
San Jose, CA6 days ago $252.8k - $379.2k
...Inc. Job Area: Engineering Group, Engineering Group... ...Summary: As a leading technology innovator,... ...Hardware Engineering, Software Engineering, Electrical... .../or route and design verification. ~16+ years of work... ...high performance and low power CPU designs....Work experience placementWork from homeQUALCOMM, Inc.
Santa Clara, CA4 days ago$181k - $367k
...Principal ASIC Verification Engineer This role has been designed as 'Hybrid... ...week. HPE Networking is a leading provider of advanced... ...our group builds the most powerful and highest density networking... ...Jenkins). Understanding of low-power (UPF) or formal verification methodologies...Work experience placementWork at officeLocal areaImmediate start2 days per weekHewlett Packard Enterprise
Sunnyvale, CA3 days ago- ...Solutions Group (NTSG) is a leading provider of advanced data... ...high‑performance DPU and software stack deployed at scale... ...a high‑impact Design Verification Engineer with strong technical depth... ...performance verification, power‑aware verification (UPF), or formal verificationFamiliarity...
AMD
Santa Clara, CA8 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Lead Software Engineer - Low-Power Verification (UPF). Be the first to apply!
Related searches
- lead operating engineer San Jose, CA
- lead engineer San Jose, CA
- lead system engineer San Jose, CA
- power integrity engineer San Jose, CA
- energy engineer San Jose, CA
- senior power electronics engineer San Jose, CA
- lead power electronics engineer San Jose, CA
- energy market engineer San Jose, CA
- power engineer San Jose, CA
- energy efficiency engineer San Jose, CA