Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING

$167k - $275k

GLOBALFOUNDRIES

About GlobalFoundries:GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit of Role:The Senior Manager / Deputy Director, Processor Design, is responsible for leading the design and delivery of next-generation processor and SoC IP solutions. This role provides technical and organizational leadership for a team of digital design engineers, driving architecture implementation, RTL development, integration, verification closure support, and successful silicon execution. The individual will collaborate closely with architecture, verification, physical design, DFT, firmware, software, and program management teams to achieve quality, schedule, power, performance, and area (PPA) targets.Essential ​Responsibilities:Technical LeadershipLead the end-to-end development of processor cores, subsystems, from architectural specification through tapeout.Drive microarchitecture definition and RTL implementation for high-performance and low-power processor designs.Review design specifications, RTL quality, synthesis results, timing closure strategies, and integration readiness.Ensure design compliance with functional, performance, power, reliability, and security requirements.Guide architectural tradeoff analysis and performance optimization activities.Establish and enforce design methodologies, coding guidelines, and best practices.Program ExecutionDevelop project plans, resource allocation strategies, and execution schedules.Track design milestones, identify risks, and implement mitigation plans.Drive design reviews, signoff readiness, and cross-functional execution alignment.Ensure successful delivery of processor IP and SoC projects within schedule and quality targets.Coordinate with global engineering teams and external partners where applicable.Team Leadership & People ManagementBuild, mentor, and lead a high-performing processor design team.Define career development plans and coaching programs for engineers.Recruit and retain top engineering talent.Conduct performance discussions and support succession planning.Foster a culture of technical excellence, innovation, collaboration, and accountability.Other Responsibilities:Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs. Required Qualifications:Bachelor's or master's degree in Electronics Engineering, Computer Engineering, Electrical Engineering, or related field.Minimum of 12+ years (Senior Manager) of experience in digital IC/SoC/processor design.Strong expertise in:Microarchitecture developmentRTL design (Verilog/SystemVerilog)Processor pipelines and memory subsystemsSoC integrationASIC design flowSynthesis and timing analysisProven track record of successful silicon delivery.Experience leading medium to large engineering teams.Strong understanding of PPA optimization techniques.Excellent communication, leadership, and stakeholder management skills.Preferred QualificationsMaster's degree or PhD in Electrical Engineering, Computer Engineering, or Computer ScienceExperience with RISC-V, MIPS, ARM, ARC, or custom processor architectures.Experience with advanced technology nodes (7nm, 5nm, 3nm, and beyond).Expertise in multicore processors, AI accelerators, or high-performance computing architectures.Experience leading geographically distributed teams.Strong written & verbal communication skills.Strong planning & Organizational skills.Expected Salary Range$167,000.00 - $275,000.00The exact Salary will be determined based on qualifications, experience and location.If you need a reasonable accommodation for any part of the employment process, please contact us by email at View email address on click.appcast.io and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address. An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations. GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory. All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law SummaryLocation: Santa ClaraType: Full time

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING in Santa Clara, CA vacancy
  • $128k - $316.8k

     ...ASIC Design Engineer Graduate (Video Silicon IP) - 2027 Start Location: San Jose Team: Technology Employment Type: Regular Job Code: A178830 Share this listing: Responsibilities About the teamOur team is building industry-leading, highly... 
    Suggested
    Temporary work
    Local area

    ByteDance

    San Jose, CA
    2 hours ago
  • $162k - $316.8k

     ...Responsibilities Team Introduction The Video Silicon IP team is building industry-leading,...  ...codec hardware solutions (FPGA and ASIC) from the ground up to better serve our...  .... We are looking for strong video codec design engineers to design hardware accelerators for... 
    Suggested
    Temporary work
    Local area

    ByteDance

    San Jose, CA
    4 days ago
  •  ...I2Intech LLC in San Jose, CA is seeking an ASIC RTL Design Engineer to develop clean, efficient RTL for IP blocks and subsystems, from micro-architecture specs to synthesis. You will write and optimise Verilog/SystemVerilog, perform linting and timing analysis, and... 
    Suggested

    I2Intech LLC

    San Jose, CA
    2 days ago
  • $129.3k - $194.7k

     ...Technologies group, you’ll help design our next-generation,...  ...center of the Pixel IP design effort in pixel...  ...a Pixel IP DMA Design Engineer in the Pixel IP team,...  ...multimedia IP/SoC front-end ASIC RTL designTight-knit...  ..., our benefits and our digital tools. By welcoming as... 
    Suggested
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  •  ...company that specializes in the design of industry-leading high-...  ...About the role: As a Sr. member of Tensordyne’s ASIC team, you will be responsible...  ..., networking and 3rd-party IP blocks as needed to...  ...in Electrical or Computer engineering. Reasons to consider joining... 
    Senior
    Work at office
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    2 days ago
  •  ...your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and...  ...team, you will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON... 
    Senior
    Night shift

    AMD

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

    The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...About the role: As a Sr. Staff Engineer on Recogni’s ASIC team, you will be responsible for the microarchitecture and design implementation of a high-performance and low-power convolutional...  ...accelerator units with 3rd-party SoC IP blocks to form an end-to-end vision... 
    Senior
    Work at office
    Flexible hours

    Recogni

    San Jose, CA
    4 days ago
  •  ...ASIC Design Verification Engineer [Security Group] – Sr Staff Qualcomm is seeking a Hardware Engineer to drive innovation in electronic systems design and verification...  ...Verification Packaging & Wafer Semiconductor IP ASIC Design Services Verification Packaging... 
    Senior

    Anysilicon

    Santa Clara, CA
    1 day ago
  • $216.2k - $394k

     ...ASIC Design Engineering Lead - SoC IP DMA In this highly visible, hands-on role, you will lead a team of engineers at the center of Apple's SOC IP...  ...everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we... 
    Worldwide
    Relocation

    Apple, Inc.

    Sunnyvale, CA
    2 hours ago
  •  ...Apple, Inc. is seeking an ASIC Design/Integration Engineer in Cupertino to drive SOC design, integration of IPs, and front-end verification efforts. You will collaborate with SOC, Verification, and software teams to ensure high-quality silicon for Apple hardware products... 

    Apple

    Cupertino, CA
    3 days ago
  •  ...Bolt Graphics, Inc. is seeking an experienced Design Verification Engineer (DVE) based in Sunnyvale, CA. In this role, you will develop and verify advanced silicon IP products, using C or Python and collaborating with cross-functional teams. The ideal candidate has... 
    Senior

    Bolt Graphics, Inc.

    Sunnyvale, CA
    4 days ago
  • $184.7k - $324.8k

     ...part of our Hardware Technologies group, you’ll help to design our next-generation Apple Neural Engine. You will work on designs that will contribute to the...  ...Apple products. Description As part of the Pixel IP ANE design and integration engineer in pixel IP team, you... 

    Apple, Inc.

    Sunnyvale, CA
    2 hours ago
  • $168k - $264.5k

     ...We are now looking for a Senior ASIC Design Engineer to join our DFT team! Make the choice to join us today. Design-for-Test Engineering...  ...architecture, design, implementation, and verification of DFT IPs for our next-generation SoC products. You’ll help drive innovation... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    2 hours ago
  •  ...Apple Inc. in Sunnyvale seeks an experienced ANE design/integration engineer to advance RTL designs for high-speed subsystems within the Pixel IP ANE team. You will collaborate with architecture, verification, power, and physical design groups to ensure robust performance... 

    Apple

    Sunnyvale, CA
    5 days ago
  • $156.4k - $253k

     ...mission—to protect our digital way of life. We thrive...  ...About the Role Join our ASIC team and help deliver...  .... You will own module design from specification through...  ...and physical‑design engineers to hit aggressive performance...  ...configuring complex IP blocks for high‑speed... 
    Senior
    Full time
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    3 days ago
  • $170k - $230k

     ...Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out...  ...FinFET and CMOS solid state physics Knowledge of CMOS digital design principles, basic standard cells their... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    2 hours ago
  •  ...software development. We’re seeking engineers who are energized by working on cutting‑edge ASIC design and distributed software systems...  ...protocols—including TCP/IP, RDMA/RoCE, and IPSec—and their...  ...years of post‑college experience in digital design with proficiency in Verilog... 
    Senior
    Full time
    Remote work
    Flexible hours

    Cornelis Networks, Inc.

    San Jose, CA
    2 hours ago
  • $200k - $290k

     ...About The Role As a senior front-end design engineer, you will be a key part of the world-class...  ...Front End Chip integration and third-party IP integration. ~ Demonstrated experience...  ...a plus. Experience managing external ASIC vendor through product development cycle.... 
    Senior
    Remote work

    FDE Times

    Sunnyvale, CA
    2 hours ago
  • $175k - $280k

     ...SR. RTL DESIGN ENGINEER (SILICON ENGINEERING) SpaceX was founded under the belief that a future where...  ..., validation, product engineering, ASIC implementation). In this role, you will...  ...Provide timing constraint for those IPs and support the physical implementation... 
    Senior
    Permanent employment
    Temporary work
    For contractors
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    3 days ago
  • $249.24k - $348.93k

    Sr ASIC Design Engineer - TeraWave### Sr ASIC Design Engineer - TeraWaveApply: San Diego, CA: Central Texas: Cupertino, CA: Full time: Posted...  ...TX.*** **Key Responsibilities:*** Design and develop FPGAs, digital ASICs, and/or mixed-signal ASICs* Implement designs using HDL... 
    Senior
    Permanent employment
    Full time
    Temporary work
    Local area
    Remote work

    Blue Origin

    Cupertino, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation:...  ...seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of...  ...and compliance with standards.Engage in IP design and integration, focusing on Ethernet... 
    Senior

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement...  ...your tasks.Work on a broad list of IPs such as GPU's work scheduler, time...  ...synthesis and timing analysis.Exposure to Digital systems and VLSI design, Computer Architecture... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $167.7k - $245.2k

     ...silicon team provides a unique experience for ASIC engineers by combining the resources offered by a...  ...Your Impact Participate in the ASIC design verification for Cisco high-end...  ...technology work together across the physical and digital worlds. These solutions provide... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    2 hours ago
  • $90 per hour

     ...Qualcomm, AMD, Western Digital, Maverick Silicon, Socratic...  ...looking for talented engineers and leaders who have an...  ...to drive cutting edge designs from concept to silicon...  ...of mobility. Senior ASIC Design Verification...  ...MAC, PHY, Switching, TCP/IP, security, PCIe and other... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    4 days ago
  •  ...shaping the future. Whether you’re designing next-gen processors, enabling...  ...automation in supporting IP development for Silicon...  ...passionate about HW architecture, Digital design, and building cutting-...  ...teams across multiple engineering disciplines and geographic locations... 
    Senior

    AMD

    San Jose, CA
    3 days ago
  • $190.2k - $285.4k

     ...Technologies, Inc. Job Area: Engineering Group, Engineering Group ASICS Engineering General Summary:...  ...-generation experiences and drives digital transformation to help create a smarter...  ...Hardware Engineer, you will plan, design, optimize, verify, and test electronic... 
    Senior
    Work experience placement
    Immediate start
    Work from home

    QUALCOMM, Inc.

    Santa Clara, CA
    2 hours ago
  •  ...infrastructure. Our solutions include advanced ASICs and SoCs that enable high bandwidth, low...  ...of Technical Staff (SMTS) ASIC SoC Design Engineer to join our NTSG silicon development...  ...subsystems including CPUs, NoCs, and peripheral IPs for advanced AI networking ASICs... 
    Senior
    Full time
    Night shift

    AMD

    Santa Clara, CA
    5 days ago
  • $181k - $367k

     ...Principal VLSI/ ASIC Design Engineer This role has been designed as 'Hybrid' with a requirement...  ...plans for incorporating new technologies, IP, design practices, and implementation...  ...knowledge of ASIC and VLSI design principles, digital logic, RTL design, and SoC development.... 
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    2 hours ago
  •  ...Qualcomm Atheros, Inc. in Santa Clara, CA is seeking a Design Engineer (Low Power) to drive low power ASIC design from specification through silicon bring-up. The role emphasizes ARM IP-based full chip debugging, power intent, and multi-domain clocking within a fast-paced... 

    Qualcomm

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING. Be the first to apply!