Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Engineer (Video Silicon IP)- Multimedia Lab

$162k - $316.8k

ByteDance

Responsibilities Team Introduction The Video Silicon IP team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve our billions of users. We are looking for strong video codec design engineers to design hardware accelerators for advanced video encoding and processing. The successful candidate will be part of a fast-growing team that includes algorithm, architecture, software, firmware, and hardware design and verification experts with a dedication to technical excellence and a passion to build large-scale and high-performing video platforms and services. As an ASIC Design Engineer in this Video Silicon IP team, we work closely with architecture, algorithm and verification teams to build high performance and low power video processing IPs. Apply your knowledge of computer architecture and ASIC design to create ASIC design for compressing, processing still images and videos. Develop micro-architectures to meet stringent area, power, and performance (PPA) targets for multi-standard codec cores. Collaborate with algorithm teams to translate codec standard specifications and proprietary codec improvements into implementable hardware architectures. Design and implement RTL (SystemVerilog/Verilog) for video codec pipeline stages including intra/inter prediction, transform & quantization, entropy coding (CABAC/ANS), in-loop filters, and etc. Drive functional correctness in partnership with the verification team using directed and constrained-random UVM test benches; debug and close RTL coverage metrics. Understand synthesis, timing analysis, and CDC/RDC checks; work with physical design on floor plan and timing closure guidance. Qualifications Minimum Qualifications M.S./Ph.D. in Electrical Engineering, Computer Engineering, or a related field. 2 years of ASIC front-end design experience as a primary RTL owner. Proficiency in SystemVerilog RTL design or High level Synthesis (HLS). Familiarity with UVM/DPI/C++. Solid understanding of VLSI design concepts: pipelining, clock gating, memory architecture, bus interfaces (AXI/APB), and SV assertion basics. Scripting proficiency in Python for EDA flow automation. Preferred Qualifications Experience with Video Codec (H.265/HEVC, H.266/VVC, AV1, VP9, or H.264/AVC) is a big plus. Experience with relevant ISP or machine learning based image/video compression. Experience with FPGA prototyping for pre-silicon codec validation. Practical experience using LLMs (e.g., GitHub Copilot, Claude, ChatGPT) to assist RTL design workflows. About Us Founded in 2012, ByteDance's mission is to inspire creativity and enrich life. With a suite of more than a dozen products, including TikTok, Lemon8, CapCut and Pico as well as platforms specific to the China market, including Toutiao, Douyin, and Xigua, ByteDance has made it easier and more fun for people to connect with, consume, and create content. Why Join ByteDance Inspiring creativity is at the core of ByteDance's mission. Our innovative products are built to help people authentically express themselves, discover and connect – and our global, diverse teams make that possible. Together, we create value for our communities, inspire creativity and enrich life - a mission we work towards every day. As ByteDancers, we strive to do great things with great people. We lead with curiosity, humility, and a desire to make impact in a rapidly growing tech company. By constantly iterating and fostering an "Always Day 1" mindset, we achieve meaningful breakthroughs for ourselves, our Company, and our users. When we create and grow together, the possibilities are limitless. Join us. Diversity & Inclusion ByteDance is committed to creating an inclusive space where employees are valued for their skills, experiences, and unique perspectives. Our platform connects people from across the globe and so does our workplace. At ByteDance, our mission is to inspire creativity and enrich life. To achieve that goal, we are committed to celebrating our diverse voices and to creating an environment that reflects the many communities we reach. We are passionate about this and hope you are too. Reasonable Accommodation ByteDance is committed to providing reasonable accommodations in our recruitment processes for candidates with disabilities, pregnancy, sincerely held religious beliefs or other reasons protected by applicable laws. If you need assistance or a reasonable accommodation, please reach out to us at Job Information 【For Pay Transparency】Compensation Description (Annually) The base salary range for this position in the selected city is $162000 - $316800 annually. Compensation may vary outside of this range depending on a number of factors, including a candidate’s qualifications, skills, competencies and experience, and location. Base pay is one part of the Total Package that is provided to compensate and recognize employees for their work, and this role may be eligible for additional discretionary bonuses/incentives, and restricted stock units. Benefits may vary depending on the nature of employment and the country work location. Employees have day one access to medical, dental, and vision insurance, a 401(k) savings plan with company match, paid parental leave, short-term and long-term disability coverage, life insurance, wellbeing benefits, among others. Employees also receive 10 paid holidays per year, 10 paid sick days per year and 17 days of Paid Personal Time (prorated upon hire with increasing accruals by tenure). The Company reserves the right to modify or change these benefits programs at any time, with or without notice. For Los Angeles County (unincorporated) Candidates: Qualified applicants with arrest or conviction records will be considered for employment in accordance with all federal, state, and local laws including the Los Angeles County Fair Chance Ordinance for Employers and the California Fair Chance Act. Our company believes that criminal history may have a direct, adverse and negative relationship on the following job duties, potentially resulting in the withdrawal of the conditional offer of employment: 1. Interacting and occasionally having unsupervised contact with internal/external clients and/or colleagues; 2. Appropriately handling and managing confidential information including proprietary and trade secret information and access to information technology systems; and 3. Exercising sound judgment. #J-18808-Ljbffr

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the ASIC Design Engineer (Video Silicon IP)- Multimedia Lab in San Jose, CA vacancy
  • $128k - $316.8k

     ...ASIC Design Engineer Graduate (Video Silicon IP) - 2027 Start Location: San Jose Team: Technology Employment Type: Regular Job Code: A178830 Share this listing: Responsibilities About the teamOur team is building industry-leading, highly... 
    Video
    Temporary work
    Local area

    ByteDance

    San Jose, CA
    1 hour ago
  • $184.7k - $324.8k

     ...group, you’ll help design our next-...  ...center of the Pixel IP design effort to...  ...beautiful images and video. You will collaborate...  ...As an ASIC Design Engineer in the Pixel IP design...  ...spanning all aspects of multimedia IP design.In this...  ...our designs in silicon. Ensuring that... 
    Video
    Relocation

    Apple Inc.

    Sunnyvale, CA
    1 hour ago
  • $216.2k - $394k

     ...ASIC Design Engineering Lead - SoC IP DMA In this highly visible, hands-on role, you will lead a team of engineers...  ...debug. Your leadership will ensure silicon-ready quality while fostering a...  ..., AI/ML compute, image and video processing, and/or memory subsystems... 
    Video
    Worldwide
    Relocation

    Apple Inc.

    Sunnyvale, CA
    4 days ago
  •  ...ByteDance is seeking an ASIC Design Engineer for its Video Silicon IP team in the U.S. The role focuses on designing high-performance video codec hardware (ASIC/FPGA) and RTL for multi-standard codecs, with collaboration across architecture, algorithm, and verification... 
    Video

    ByteDance

    San Jose, CA
    11 hours ago
  •  ...Networks in Santa Clara, CA, is seeking an experienced ASIC design lead to own frontend design from specification through silicon bring-up. You will work with verification and...  ...RTL skills, and proven ability to integrate IP blocks for PCIe, Ethernet, or DDR. This position... 
    Suggested

    Palo Alto Networks

    Santa Clara, CA
    5 days ago
  • $90 per hour

     ...Digital, Maverick Silicon, Socratic Partners,...  ...looking for talented engineers and leaders who...  ...drive cutting edge designs from concept to silicon...  .... Senior ASIC Design Verification...  ...PHY, Switching, TCP/IP, security, PCIe and...  ...standard protocols) Video standards, protocols... 
    Video
    Flexible hours

    Ethernovia

    San Jose, CA
    1 hour ago
  • $167k - $275k

     ...unique combination of design, development, and fabrication...  ...processor and SoC IP solutions. This role provides...  ...team of digital design engineers, driving architecture...  ..., and successful silicon execution. The individual...  ...subsystems, SoC integration, ASIC design flow, Synthesis... 
    Local area

    MIPS Holding Inc

    Santa Clara, CA
    2 days ago
  • $194.6k - $285.7k

     ...and commute to the lab 5 days per week....  ...the Team Cisco Silicon One (#CiscoSiliconOne...  ...performance Silicon ASICs. Our silicon devices...  ...carry over 90% of IP traffic. Cisco Silicon...  ...IC package design and heterogeneous system...  ...Provider Routing Hardware Engineering team develops next‑... 
    Full time
    Contract work
    Temporary work
    Work at office
    Local area
    Flexible hours
    Shift work

    Cisco Systems, Inc

    Milpitas, CA
    4 days ago
  • $176.6k - $247.3k

     ...be responsible for the design and optimization of hardware...  .... We’re looking for an ASIC Design Eengineer to...  ...an ASIC Design Engineer, you will:• Develop and...  ...specialists, pre- and post-silicon validation teams, and synthesis...  ...levels of logic from IP blocks to SoCs to full... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  • $136k - $218.5k

     ...group is looking for a top-notch ASIC engineer to join the team. The Team is...  ...collaborates with the front design team to understand the...  ...sequence. The team works with the silicon solution team to triage...  ...silicon or programming bugs in the lab.NVIDIA has continuously... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...Value Innovation Labs Inc. is seeking an experienced Physical Design Engineer to drive end-to-end ASIC/SoC implementation for advanced nodes....  ...GDSII flow and collaborate with IP and foundry partners to...  ...reliable, high-performance silicon. The role emphasizes 3D-IC integration... 

    Value Innovation Labs Inc.

    Sunnyvale, CA
    3 days ago
  • $163k - $236k

     ...code to generated RTL.Design and maintain...  ...and mentor junior engineers on the nuances of HLS...  ...models.Expertise in video processing, image pipelines...  ...developing custom silicon solutions that...  ...role in the Argos IP team, you will ensure...  ...custom video codec ASICs for YouTube by... 
    Video
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $136.9k - $219k

     ...SiMa.ai, Inc. in San Jose, CA is seeking a Staff ASIC Design Engineer to own complex blocks from microarchitecture and RTL through verification and silicon bring-up. This full-time, on-site role requires expert RTL (Verilog/SystemVerilog), strong block-level optimization... 
    Full time

    SiMa.ai, Inc.

    San Jose, CA
    5 days ago
  •  ...shaping the future. Whether you’re designing next-gen processors, enabling...  ...interconnects (System IP) for a wide range of AMD products...  ...and delivering complex silicon, software, or hardware programs...  ...partnership with architects and engineering leadershipManage cross‑... 

    AMD

    Santa Clara, CA
    1 day ago
  • $195k - $226k

     ...Description Job Description Staff ASIC/SoC Design Engineer – RTL & Microarchitecture...  ...and ADAS to intelligent video security and robotics....  ...experience developing complex IPs or significant SoC subsystems...  ...progress from concept through silicon.   Responsibilities... 
    Video
    Full time
    Flexible hours

    Certified Employment Group

    Santa Clara, CA
    6 days ago
  • $213k - $287.5k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us to create...  ...technologies. We’re looking for an ASIC Design Eengineer to help us trail-...  ...that help our team members develop your engineering expertise so you feel empowered to take... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement...  ..., other designers, pre- and post-silicon verification teams, synthesis, timing and...  ...your tasks.Work on a broad list of IPs such as GPU's work scheduler, time distribution... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $116k - $189.75k

     ...dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU...  ...architects, other designers, and pre and post silicon verification teams to deliver world-...  ...builds.Working on a diverse list of IPs, including GPU's time distribution system... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $280k

    Job title: ASIC Design Engineer, RTL (Senior/Staff/Principal)Location: San Jose...  ...hyperscale data center depends on silicon that moves huge amounts of...  ...through bring-up in the lab.You won't be one small part of...  ...Integration: Bring third-party IP into your blocks and make sure... 

    CyberCoders

    San Jose, CA
    3 days ago
  • $167k - $275k

     ...foundry providing a unique combination of design, development, and fabrication services to...  ...Summary of Role: The PMTS Digital Design Engineer will lead the architecture implementation...  ...programs from concept through silicon bring-up.The candidate will work closely... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    2 days ago
  •  ...career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC...  ...will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful candidate... 
    Night shift

    AMD

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented...  ...architecture, verification and post-silicon validation on some of the industry's...  ..., and verification of DFT IPs for our next-generation SoC products. You... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or...  ...highly skilled Senior ASIC Design Engineer to lead the design and...  ...a passion for innovation in silicon architecture, particularly in...  ...compliance with standards.Engage in IP design and integration,... 

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $160k - $275k

     ...years ahead in AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for...  ...or equivalentMinimum 8 years of industry experience in ASIC Physical DesignGreat interpersonal and communication skillsStrong... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  • $213k - $287.5k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us...  ...technologies. We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies...  ...methodologies- Evaluate 3rd party IP and provide recommendations- Be a highly... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  •  ...TikTok is hiring a video codec hardware design engineer in San Jose to build scalable FPGA/ASIC accelerators for video encoding and processing. You will shape SoC architecture, implement RTL, and collaborate across verification, backend, and frontend teams to optimize... 
    Video

    Tik Tok

    San Jose, CA
    1 day ago
  • $156.4k - $253k

     ...the Role Join our ASIC team and help...  ...You will own module design from specification through silicon bring‑up, working with...  ...and physical‑design engineers to hit aggressive performance...  ...configuring complex IP blocks for high‑...  ...validation and lab bring‑up. Compensation... 
    Full time
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    3 days ago
  • $150.4k - $277.6k

     ...Technologies group, you’ll help design our next-generation, high-...  ...at the center of the Pixel IP design effort in pixel...  ...As a Pixel IP DMA Design Engineer in the Pixel IP team, you will...  ...Qualifications Experience in multimedia IP/SoC front-end ASIC RTL design Tight-knit... 
    Relocation

    Apple Inc.

    Sunnyvale, CA
    1 hour ago
  •  ...Annapurna Labs, a fabless semiconductor company...  ...for talented engineers to help us develop...  ...innovative processors designed to deliver the best...  ...definition, pre and post silicon validation,...  ...computing. Watch these videos to learn more about...  ...Define and execute IP integration... 
    Video
    Worldwide

    Amazon Inc.

    Sunnyvale, CA
    2 days ago
  • $160k - $275k

     ...years ahead in AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for...  ...equivalent Minimum 8 years of industry experience in ASIC Physical Design Great interpersonal and communication... 
    Daily paid
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX Inc.

    Mountain View, CA
    1 hour ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Engineer (Video Silicon IP)- Multimedia Lab. Be the first to apply!