Senior D2D Architect: Chip-to-Chip Interface Innovator
$116k - $287kMediaTek Research Lab Inc.
MediaTek Research Lab Inc. in San Jose, California, is seeking an experienced professional for designing die-to-die architecture solutions. The role demands a minimum of 3 years' experience, familiarity with RTL design, and a plus for SOC design. Competitive salary range between $116,000 and $287,000, with eligibility for bonuses. Benefits include health insurance, vacation, 401(k), and more. MediaTek values diversity and inclusion in the workplace. #J-18808-Ljbffr MediaTek Research Lab Inc.
Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior D2D Architect: Chip-to-Chip Interface Innovator in San Jose, CA vacancy
$165k - $241.4k
Cisco Systems, Inc. is seeking an experienced engineer for their Silicon One team in San Jose, CA. The role focuses on developing full-chip timing constraints for networking SoCs, driving Static Timing Analysis, and collaborating with cross-functional teams to ensure...SeniorFull timeFlexible hours$178k - $389k
...Technology, Inc in San Jose, California, is seeking a Physical Design Engineer to lead the full physical design flow for high-speed interface chips. You will be responsible for defining and implementing full-chip floorplans, executing place and route, and ensuring timing...Senior- ...Chip Architect – Networking Switch Location: Saratoga, CA Duration: Full-time/Perm Client... ...introduces several industry-first innovations to deliver a solution that clears these... .... Previous experience with Optical interfaces preferred. Create protocol...SuggestedPermanent employmentFull time
InterSources
Saratoga, CA3 days ago $116k - $287k
...Research and craft architecture solutions for die-to-die and chip-to-chip communication, optimizing for performance, area, power,... ...security, and resiliency. Work with other design teams to define interfaces and flows between D2D blocks and the rest of the chip....SeniorTemporary work- ...Fort Collins, Colorado. This role involves designing complex flip-chip-BGA packages, particularly for ASICs in high-speed SerDes and RF... ..., and project management. This position offers a chance to innovate within a worldwide R&D team focused on developing cutting-edge technologies...SeniorWorldwide
$174k - $252k
Google Inc. in Sunnyvale, CA is seeking a Senior Engineer focused on AI and Machine Learning for chip design. You will work on cutting-edge TPU technology, leading... ..., reflecting the importance of this position in driving Google's innovations. #J-18808-Ljbffr Google Inc.Senior$152k - $241.5k
...We are hiring senior engineers to work on the CUDA driver, a core... ...hardware and mobile system-on-chip (SOC) devices! What you'll... ...chips and systems Promote, architect, and implement new features,... ...Experience with operating system interfaces for threads, process control,...SeniorNVIDIA
Santa Clara, CA3 days ago$191.53k - $286.9k
...Senior Principal Engineer Marvell's semiconductor solutions are... ...carrier architectures, our innovative technology is enabling new possibilities... ...data center switch chips. Deliver detailed behavioral... ...background designing or architecting complex ASICs, ideally in networking...SeniorPermanent employmentInternshipWork from homeMarvell
Santa Clara, CA3 days ago$189k - $301k
Senior Staff Engineer, SOC Architect and Hardware Engineering San Jose, California, United... ...knowledge to create innovative solutions. Location: Daily... ...Fabric), and high-speed I/O interfaces (e.g., PCIe, UALink or... ...design experience with on-chip interconnects (e.g., AMBA...SeniorImmediate startFlexible hours$168k - $264.5k
...performance, efficiency, and innovation. From our roots as a groundbreaking... ...team is hiring a Senior System–Manufacturing Co-Design... ...What you’ll be doing: Architect system and silicon features to... ...through co-design. Design chip, system, and package-aware features...SeniorNVIDIA
Santa Clara, CA8 hours ago$184k - $287.5k
...projects. What you will be doing: Develop GPU architecture innovations and improvements, optimizing along the axes of scalability/... ..., area, yield, effort, and schedule. Develop and enhance chip design infrastructure, including functional models and yield...SeniorWork experience placementNight shiftNVIDIA
Santa Clara, CA2 days ago- ...test strategies and DFT solutions for ASICs and 2.5D SiPs. The ideal candidate will have over 15 years of experience, focusing on innovative designs with strong collaboration skills. This role requires expertise in ASIC testability and DFT techniques including various...Senior
$253.3k - $342.7k
A leading semiconductor company seeks a High-Speed I/O Architect located in San Jose, California. In this role, you will design innovative on-chip interconnect architectures for next-generation SoCs, collaborating across various markets. The ideal candidate should have...Senior$184k - $287.5k
Senior GPU Memory Architect page is loaded## Senior GPU Memory Architectlocations: US, CA, Santa Claratime... ...25 years. It’s a unique legacy of innovation that’s fueled by great technology—and... ...next-generation GPU memory and on-chip interconnect subsystems.* Develop, implement...Senior$152k - $241.5k
Senior Cache Coherency Architect page is loaded## Senior Cache Coherency Architectlocations: US, CA, Santa Claratime type: Full timeposted... ...cache-coherency protocols, and high-performance on-chip interconnect interfaces.* Contribute to interconnect IP block specifications...SeniorNight shift- A leading technology company is seeking a Senior Technical Program Manager to oversee the development of next-generation silicon at their... ...within semiconductor development, with strong expertise in AI chip architectures and cross-functional coordination. The position offers...Senior
$141.3k - $226k
Broadcom Inc. seeks an experienced IC package-design engineer in San Jose, California to design complex flip-chip BGA packages for high-performance ASICs. Responsibilities include overseeing ASIC package design focusing on signal integrity, power integrity, manufacturability...Senior- ...businesses consume data and we relentlessly innovate to deliver solutions that enable today’s... ...Job Description An AI Interconnect Architect defines and engineers high-speed... ...infrastructure which include servers, racks, and chips with a focus on bandwidth, power...SeniorTemporary workRemote workFlexible hoursShift work
Sandisk
Milpitas, CA1 day ago - A leading technology company seeks a Senior Technical Program Manager in Santa Clara, CA, to drive AI initiatives for Chip Design. The role involves leading planning and execution, collaborating with engineering teams, and ensuring scalable delivery of AI capabilities....Senior
$227k - $320k
Senior Staff Architect, Silicon, Google Cloud Sunnyvale, CA, USA Apply Bachelor’s degree in Electrical... ...'s TPU. You'll contribute to the innovation behind products loved by millions worldwide... ...environment that enables building the chips powering the next generation of Google...SeniorFull timeWorldwide$147k - $211k
...C++, Java, or Python, and at least 2 years of experience in machine learning. This full-time position offers a competitive salary range of $147,000 to $211,000 plus bonuses and equity, inviting innovative contributions across diverse teams. #J-18808-Ljbffr Google Inc.Full time$270k - $300k
...Piper Companies is seeking an ASIC Architect to join a fast-growing innovator in AI infrastructure, for an... ...MPLS, RoCE) and hardware-software interface design, including high-speed I/O integration... ..., network, networking protocols, chip, system micro architects, system...Permanent employmentPiper Companies
San Jose, CA3 days ago$152k - $241.5k
...architectural, rtl, and gate level designs. As a software engineer, you will craft highly efficient software to automate and facilitate chip design and verification processes. What You'll be Doing: Work as a team to build reliable, scalable and high performance...SeniorWorldwideNVIDIA
Santa Clara, CA2 days ago$160k - $300k
Fortell is seeking an experienced DFT Engineer in San Jose, California, to lead full-chip test architecture including DFT structures and silicon debugging. You will develop and implement DFT infrastructure for memory and logic tests, collaborate with various engineering...$150k - $250k
...About the role ~ We are seeking a Senior System On Chip (SoC) architect to join our team and contribute to the development and delivery of state-of-the-art SoC projects. The successful candidate will have hands-on experience defining and developing complex SoC...SeniorLocal areaFlexible hoursNight shiftLyte
Sunnyvale, CA1 day ago$198.6k - $297.8k
...SoC Architecture General Summary: We are seeking a Senior SoC Performance Architect to lead server CPU workload analysis, performance modeling... ...analysis across CPU cores, caches, memory hierarchy, on-chip fabric, memory controllers, and I/O subsystems. ~ Build...SeniorWork experience placementWork from homeQualcomm
Santa Clara, CA2 days ago- ...CA is seeking a Design Verification Engineer to lead the verification strategy for their next-generation silicon photonic chip. You will architect verification environments and drive high-quality silicon from concept to tape-out. The ideal candidate will have a strong...Senior
- ...products. Ideal candidates will have a strong background in PCB design, 5+ years of experience in signal integrity, and familiarity with high-speed interfaces. Join us to work on next-generation technology in a dynamic and innovative environment. #J-18808-Ljbffr UpscaleaiSenior
$150k - $250k
A tech company in California is seeking a Senior System On Chip (SoC) architect with extensive experience in silicon design and verification to join their team. The ideal candidate will have a solid background in defining SoC architectures and collaborating with engineering...Senior- ...looking for an experienced ASIC engineer to join their Clocks team. You will be responsible for architecting clock domains, optimizing power, performance, and area for NVIDIA chips. Ideal candidates have a BS in Electrical Engineering and experience in RTL design and logic...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior D2D Architect: Chip-to-Chip Interface Innovator. Be the first to apply!
Related searches
- senior development executive San Jose, CA
- senior technical manager San Jose, CA
- senior procurement specialist San Jose, CA
- senior manager data science San Jose, CA
- senior platform engineer San Jose, CA
- senior procurement San Jose, CA
- senior director product management San Jose, CA
- senior compliance officer San Jose, CA
- senior tax director San Jose, CA
- senior electronic design engineer San Jose, CA