Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging

$153.6k - $215k

Amazon Inc.

Annapurna Labs (our organization within AWS) designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world.

We are seeking a Package Layout Design Engineer to join our hardware team and contribute to the physical design of advanced IC packages for next-generation machine learning and data center ASICs.

In this role, you will execute package layout tasks from floor planning through tape out and manufacturing release, working closely with senior engineers, SI/PI, thermal, and manufacturing teams to deliver production-ready designs that meet performance, density, and reliability targets.

Key job responsibilities

  • Execute package layout tasks across the design cycle: die floor planning, bump/pad assignment, RDL routing, substrate design, verification, and tape out release.
  • Implement physical designs for advanced packaging architectures including 2.5D interposer, 3D-IC, fan-out wafer-level packaging, and silicon bridge technologies (e.g., CoWoS, EMIB, or similar).
  • Support package floorplan development considering die placement, bump maps, power/ground distribution, signal escape routing, and decoupling capacitor placement.
  • Perform RDL and substrate routing for high-density interconnects including microbumps, C4 bumps, TSVs, microvias, and PTH vias across multi-layer organic substrates or silicon interposers.
  • Support die-level RDL routing and bump planning in coordination with ASIC physical design teams to help co-optimize the die-package interface.
  • Contribute to cross-level layout co-optimization across die RDL, interposer/substrate, and PCB levels under guidance from senior engineers.
  • Assist in maintaining package stack-up definitions in collaboration with SI/PI and materials engineering teams.
  • Run physical verification checks (DRC, connectivity, shorts/opens) and support design closure.
  • Follow and help refine package design rules and guidelines, working with OSAT partners and foundries to ensure DFM compliance.
  • Collaborate with SI/PI engineers to incorporate electrical constraints into the physical layout — impedance-controlled routing, power plane optimization, and critical net shielding.

Basic Qualifications

  • Bachelor's degree in Electrical Engineering or a related field
  • Experience identifying bugs in architecture, algorithms, functionality, and performance with strong overall debugging skills
  • Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing
  • 5+ years of experience in IC package layout and physical design
  • Experience executing package designs from concept through tape out for multi-layer organic substrates or silicon interposers
  • Hands-on experience with package layout tools such as Cadence APD/SiP, Synopsys IC Packaging, Mentor Xpedition, or equivalent
  • Understanding of advanced packaging technologies: 2.5D/3D-IC, fan-out WLP, RDL, TSV, microbump, or silicon bridge interconnects
  • Working knowledge of package design rules, DFM constraints, and physical verification methodologies (DRC, connectivity checks)
  • Experience with bump map and ball map definition, escape routing strategies, and power/ground plane design
  • Good communication skills with the ability to work effectively across design, SI/PI, and manufacturing teams

Preferred Qualifications

  • Master's degree in Electrical or Communications Engineering or a related field
  • Experience with formal verification techniques including abstraction and end-to-end checking
  • Experience with ARM and various DSP ISAs
  • Experience with current and upcoming RF standards in cellular (4G/5G NR), WiMAX, 802.11ad, microwave backhaul, or related broadband wireless standards
  • Experience with industry standard tools and scripting languages (Python or Perl) for automation
  • MS with 3+ years in IC package layout and physical design
  • Familiarity with substrate and interposer manufacturing processes, material properties, and their impact on design decisions
  • Exposure to chiplet-based or heterogeneous integration packaging architectures
  • Familiarity with package-level SI/PI concepts (impedance control, PDN layout, crosstalk-aware routing) sufficient to collaborate with SI/PI engineers
  • Experience developing automation scripts (Python, TCL, Skill, Ravel) for layout tasks or design rule checks
  • Exposure to working with OSAT partners on NPI builds or yield improvement efforts
  • Familiarity with high-bandwidth memory (HBM) integration in advanced packaging contexts

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position. These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company’s reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at .

Preferred Qualifications

  • Master's degree in Electrical or Communications Engineering or a related field
  • Experience with formal verification techniques including abstraction and end-to-end checking
  • Experience with ARM and various DSP ISAs
  • Experience with current and upcoming RF standards in cellular (4G/5G NR), WiMAX, 802.11ad, microwave backhaul, or related broadband wireless standards
  • Experience with industry standard tools and scripting languages (Python or Perl) for automation
  • MS with 3+ years in IC package layout and physical design
  • Familiarity with substrate and interposer manufacturing processes, material properties, and their impact on design decisions
  • Exposure to chiplet-based or heterogeneous integration packaging architectures
  • Familiarity with package-level SI/PI concepts (impedance control, PDN layout, crosstalk-aware routing) sufficient to collaborate with SI/PI engineers
  • Experience developing automation scripts (Python, TCL, Skill, Ravel) for layout tasks or design rule checks
  • Exposure to working with OSAT partners on NPI builds or yield improvement efforts
  • Familiarity with high-bandwidth memory (HBM) integration in advanced packaging contexts

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position. These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company’s reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at .

USA, AZ, Tempe - 153,600.00 - 215,000.00 USD annually

USA, CA, Cupertino - 176,600.00 - 247,300.00 USD annually

USA, TX, Austin - 153,600.00 - 215,000.00 USD annually

Posted: October 22, 2026 (Updated 7 days ago)

Posted: October 20, 2026 (Updated 9 days ago)

Posted: July 5, 2026 (Updated 13 days ago)

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability or other legally protected status.

#J-18808-Ljbffr

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging in Tempe, AZ vacancy
  •  ...Tessolve is hiring 4 IC Packaging Design Engineers based in Chandler, AZ (primary...  ...work on physical design and layout of IC packages, driving...  ...unique combination of pre-silicon and post-silicon expertise...  ...silicon and system testing labs. Tessolve offers a Turnkey... 
    Suggested
    Work at office
    Worldwide
    Flexible hours

    Institute of Packaging Professionals

    Chandler, AZ
    4 days ago
  •  ...at the intersection of IC design, advanced package development, and system-level...  ...alignment with global silicon design, signal integrity/power...  .../PI), thermal, and product engineering teams, while driving the creation...  ...Leadership: Lead package layout architecture and physical... 
    Suggested

    Renesas

    Tempe, AZ
    12 hours ago
  •  ...Responsibilities: Lead package technology development and NPI...  ...adoption programs. Manage the design and development of package and...  ...interconnect solutions for Renesas AI and data center infrastructure...  ...package design rules and engineering standards. Qualifications... 
    Suggested
    Contract work
    For subcontractor

    Renesas Electronics Corp.

    Tempe, AZ
    2 days ago
  • $134.4k - $198.91k

     ...Across enterprise, cloud and AI, and carrier architectures, our...  ...Impact The Marvell Advanced Packaging team is responsible for supporting customers with package designs that meet challenging...  ...a Signal and Power Integrity Engineer in the Advanced Packaging design... 
    Suggested
    Permanent employment
    Internship
    Work from home

    Marvell

    Chandler, AZ
    3 days ago
  • $142.7k - $211.23k

     ...world. Across enterprise, cloud and AI, and carrier architectures, our...  ..., Your ImpactThe Marvell Advanced Packaging team is responsible for package design and technology development to meet...  ...project teams of design and simulation engineers to deliver innovative, high-... 
    Suggested
    Permanent employment
    Internship
    Work from home

    Marvell

    Chandler, AZ
    3 days ago
  •  ..., quartz devices, non-silicon technology, have kept...  ...including high-growth ones in AI datacenters, automated...  ...Principal Physical Design Engineer to lead the physical...  ...rule checking (DRC), layout versus schematic (LVS)...  ...compensation package designed to attract top... 

    SiTime Corporation

    Tempe, AZ
    3 days ago
  •  ...Syenta is seeking a Senior Process Engineer (Substrate) to support the development of our advanced packaging toolset. You will develop PID coating and patterning processes, wafer-level processing including photolithography, etching, thin-film deposition, wet processing... 

    Syenta

    Tempe, AZ
    4 days ago
  •  ...Job Title : IC Packaging Design EngineerJob Location : Chandler, AZ/ Hillsboro, OR (Onsite)Duration : 12+ MonthsIf your...  ....Job Description: As an IC Packaging Design Engineer, you'll work on physical design and layout of IC packages, driving substrate design and SI/PI... 

    Canvendor

    Chandler, AZ
    4 days ago
  •  ...Tessolve Semiconductors is hiring IC Packaging Design Engineers for Chandler, AZ (primary) or Hillsboro, OR (secondary). Senior candidates with...  ...also considered. You’ll design IC packages, drive substrate layout, and ensure reliability, manufacturability, and SI/PI-aware... 
    Flexible hours

    Tessolve

    Chandler, AZ
    3 days ago
  •  ...Job Description Design and develop package and interconnect methods for Renesas’s packaging needs in the areas of Power SiP/modules, flip...  ...Physics, Chemistry, Mechanical, Electrical or Materials Engineering. ~10-15 years of relevant experience in package development... 
    Contract work
    For subcontractor

    Renesas Electronics Corporation

    Tempe, AZ
    4 days ago
  • $16.5 per hour

     ...Degree High school Description ABOUT THE POSITION: The Charlies Packaging Associate member is responsible for preparing and packaging cannabis...  ...facilities (Mesa & Tempe), a state-of-the-art extraction lab (Tempe), and well-established retail dispensaries (Glendale, Chandler... 
    Full time

    Sonoran Roots

    Tempe, AZ
    3 days ago
  •  ...Renesas Electronics Corp. is seeking a Staff packaging architect to guide the architecture and physical design of next‑generation semiconductor packages, including...  ...a technical focal point, you will mentor junior engineers, establish standardized CAD workflows, and lead... 

    Renesas

    Tempe, AZ
    3 days ago
  • $109.7k - $175.5k

     ...OverviewBroadcom’s Central Engineering Group is seeking an I/O Design Engineer with...  ...including leading-edge AI programs on advanced...  ....Work closely with layout teams to oversee...  ...level integration and silicon bring-up in test chips...  ...benefits package: Medical, dental and... 
    Full time
    Local area

    Broadcom

    Chandler, AZ
    1 day ago
  • About the job Packaging Prod Designer QXRXV5W3 Calling all packaging pros with a sharp eye for detail and a love for label layouts! If you thrive in a fast-paced environment and enjoy turning technical requirements into clean, compelling packaging, we want to hear from... 
    Temporary work
    Remote work
    Relocation package

    icreatives

    Tempe, AZ
    4 days ago
  • $220.92k - $311.89k

     ...interconnects, patterning, packaging, heterogeneous...  ...with device, design, process, materials...  ...integration engineers, modeling experts,...  .... Partner with silicon design, device, process...  ...universities, research labs, OSATs, foundry...  ...Familiarity with AI, HPC, data center,... 
    Local area
    Immediate start
    Shift work

    Jobleads-US

    Chandler, AZ
    5 days ago
  •  ...Data Converter IC Design Engineer to join their team...  ...architecture to post-silicon validation, and...  ...hardware for HPC, AI, and communications...  .... Supervise layout to address layout-...  ...Lead post-silicon lab bring-up, bench testing...  ...Verification Packaging & Wafer... 
    Remote work

    Anysilicon

    Chandler, AZ
    2 days ago
  • $125k - $195k

     ...Semiconductor Industry in their search for a Sr. Product Engineer (Power Systems/Packaging) for their new AI Power Products . This is an amazing opportunity to...  ...Experience with Product Bring Up, Characterization, Silicon Readiness ~ Experience Defining Specs for... 
    Full time
    Local area
    Relocation
    Visa sponsorship

    IC Resources

    Tempe, AZ
    12 hours ago
  •  ...an experiencedProduct Engineer (PE)to own the technical...  ...product execution across design, test, quality,...  ...is rapidly scaling its AI-focused power delivery...  ...capacitors and multiple silicon die), Power Towers (power...  ...roles involving module packaging, thermomechanical behavior... 
    Full time
    Visa sponsorship
    Work visa

    Renesas

    Tempe, AZ
    3 days ago
  •  ...decades, quartz devices, non-silicon technology, have kept...  ...high-growth ones in AI datacenters, automated...  ...a Senior Staff Product Engineer to lead the development...  ...functional teams including Design, Test, Quality,...  ...competitive compensation package designed to attract top... 

    SiTime Corp.

    Tempe, AZ
    4 days ago
  •  ...Senior Principal Design Verification Engineer Full-time Employment Type: Regular...  ...Test Equipment), and Silicon Validation to ensure seamless...  ...verification technologies and AI-based solutions ~ Create...  ...a competitive benefits package alongside their salary. More... 
    Permanent employment
    Full time
    Remote work

    Renesas

    Chandler, AZ
    3 days ago
  •  ...icreatives in the East Valley of Phoenix seeks a Packaging Production Designer to turn brand updates into print-ready packaging across multiple lines. This onsite temp-to-hire role emphasizes accuracy, compliance, and timely delivery. You will manage production art,... 
    Temporary work

    Icreatives

    Tempe, AZ
    4 days ago
  • $160k - $190k

     ...up company backed by leading Silicon Valley venture capital firms...  ...the next generation of AI and advanced computing. Design Verification Lead Reports To: Head of Engineering About Us Powerlattice is a well...  ...grant Comprehensive benefits package including health, dental, vision... 
    Remote work
    3 days per week

    Powerlattice Technologies Inc

    Chandler, AZ
    4 days ago
  • Renesas Electronics Corp. in Tempe, AZ seeks a senior package development engineer to design and advance power SiP/modules, flip-chip LGA, and multi-chip packaging architectures. You will collaborate with OSAT/CM partners, perform DOE studies, qualify materials and processes... 

    Renesas Electronics Corp.

    Tempe, AZ
    4 days ago
  • $16 - $19.5 per hour

     ...Packaging Associate / AssemblyLocation: Tempe, AZJob Type: Full-Time, Temp-to-HireShift: 1st & 2nd Shifts Available (Monday – Friday,...  ...Accurately assemble, sort, wrap, and pack finished goods into designated containers or shipping cartons.Quality Inspection: Inspect products... 
    Hourly pay
    Weekly pay
    Permanent employment
    Full time
    Temporary work
    Currently hiring
    Local area
    Immediate start
    Monday to Friday
    Day shift
    Afternoon shift

    PrideStaff

    Tempe, AZ
    4 days ago
  • $108k - $148.5k

     ...leader in materials science and engineering solutions that are at the...  ...service is essential to advancing AI and accelerating the...  ...you'll play a crucial role in designing and optimizing manufacturing...  ...to a comprehensive benefits package, candidates may be eligible for... 
    Full time
    Part time
    Relocation
    Night shift

    APPLIED MATERIALS

    Tempe, AZ
    6 hours ago
  •  ...Mesa, Arizona facility for a New Product Introduction Engineer - CMP Pilot Plant!The RoleThe Pilot Plant Lab Engineer supports process development and the...  ...and advanced materials used for manufacturing and packaging semiconductors. Our chemical formulations allow top... 
    Work at office
    Local area
    Immediate start

    FUJIFILM Corporation

    Mesa, AZ
    3 days ago
  • $32.5 - $55.25 per hour

     ...Management, Field Operations, Engineering, Product Training, Digital Solutions...  ...between the engineers who design KLA products and the field...  ...Phoenix-KLA KLA's total rewards package for employees may also include...  ...the hiring process. Use of AI Statement At KLA, our interviews... 
    Hourly pay
    Minimum wage
    Work experience placement
    Local area
    Remote work
    Flexible hours

    KLA

    Tempe, AZ
    2 days ago
  •  ...seeking an experienced Mixed-Signal Analog Design Engineer to join our Central Engineering Group....  ...design and verification, supervise layouts, build Verilog models, and deliver datasheets...  ...documents while supporting post‑silicon bring-up and validation. #J-18808-Ljbffr

    Broadcom Corporation

    Chandler, AZ
    2 days ago
  •  ...combines analog, digital, AI, and software...  ...billion, ADI combines engineering innovation with deep customer...  ...Precision Data Converter Design Engineer, you will serve...  ...from concept through silicon validation, driving system...  ..., quantization), and layout-dependent effects Proficiency... 
    Permanent employment
    Work experience placement
    Work at office
    Remote work
    Worldwide
    Shift work
    Day shift

    Analog Devices, Inc.

    Chandler, AZ
    4 days ago
  •  ...looking for an experienced Staff Mask Design Engineer to join a highly skilled layout organization working on Analog and...  ...for issues observed during first silicon or prototype evaluation....  ...employees with a competitive benefits package alongside their salary. More information... 

    Renesas Electronics Corp.

    Chandler, AZ
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging. Be the first to apply!