Cache Coherence Architect NOC IP Lead (Senior)
MIPS Holding Inc
GlobalFoundries, a leader in semiconductor manufacturing, seeks a NOC and Cache Coherency Architect with 15+ years of expertise to drive design and verification of Coherency Manager and Cache Controller IP. Collaboration with CPU core teams will be essential to ensure high-performance processor designs. The role requires deep experience in SystemVerilog, Verilog, C/C++, and Assembly, plus strong scripting skills. #J-18808-Ljbffr MIPS Holding Inc
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Cache Coherence Architect NOC IP Lead (Senior) in Santa Clara, CA vacancy
$152k - $241.5k
We are seeking an experienced Senior Cache Coherency Architect to join our ambitious team at NVIDIA. This opportunity... ...close partnership with multiple IP creation and verification teams... ...verification, and integration into the NoC fabric to ensure cache-coherency compliance...Night shiftSeniorFull timeNvidia
Santa Clara, CA4 days ago- NVIDIA seeks an experienced Senior Cache Coherency Architect to join our team in shaping scalable, low-latency coherent interconnects powering Grace-... ...and implement cache-coherent subsystems, collaborate with IP creation and verification teams, and support post-silicon...Senior
$166.5k - $290k
...GlobalFoundries: GlobalFoundries is a leading full-service semiconductor... ...a highly experienced NOC and Cache Coherency Architect with over 15 years of... ...design methodologies. This senior role involves close collaboration... ...and Cache Controller IP to closure. Collaborate closely...Night shiftLocal area- Synopsys Inc. seeks a senior Subsystem Architect to define architectures for memory controllers, interconnects, and compute blocks, integrating IP blocks into validated subsystems. You will coordinate with hardware, software, and verification teams to ensure correctness...Senior
$152k - $241.5k
...skilled Performance Modeling Architect to lead the architectural definition... ...improvement of our next-generation CPU Cache Hierarchies and interconnects... ...caches (L3/System Cache) and coherent fabrics achieve ambitious... ...of Network-on-Chip (NoC) topologies (Mesh, Ring, Torus...Night shiftSeniorFull timeNvidia
Santa Clara, CA3 days ago$242.3k - $363.5k
...-edge technology work! As a SoC Performance Architect, you will create performance and power models for the fabric NoC / DRAM controller / IO blocks for server-class... ...of interconnects, traffic QoS, distributed caches, coherency flows, DRAM controller and IO (PCIe) flows...Night shiftSeniorWork experience placementWork from home$221.7k - $364.8k
...excellence for Intellectual Property (IP) that is applied to high-performance... ...ResponsibilitiesAs a Principal Micro-architect, you will lead the microarchitecture development of custom coherent interconnect IP and/or last-level cache (LLC) blocks for next-generation designs...Hourly payFull timeRelocationSamsung Semiconductor
San Jose, CA2 days ago$211k - $356k
...dynamic group of system architects, packaging technology... ...SoC Architect to lead the definition, design... ...Compute core architects, IP designers,... ...core/instance counts, cache hierarchies, coherent interconnects, and memory... ...controllers, Network-on-Chip/NoC, and security...Night shiftTemporary workMediaTek
San Jose, CA3 days ago$211k - $356k
...dynamic group of system architects, packaging... ...architects, SoC architects, IP architects,... ...delivers industry-leading performance-per-watt... ...subsystems, interconnects (NoC), and high-speed I/... ...sweeps to optimize cache sizes, memory... ...hierarchies, cache coherency protocols (e.g., MESI...Night shiftTemporary workMediaTek
San Jose, CA2 days ago- Synopsys, Inc. seeks a visionary verification expert to architect and scale robust verification infrastructures for complex IP and SoC projects. You will lead hands-on verification efforts, mentor junior engineers, and collaborate with global teams to standardize best...
- AMD's Circuit Technology team seeks an experienced DFT/DFx Lead to drive methodology and RTL execution for high-speed SerDes and memory IPs. You will own architecture definition, RTL implementation, and test strategies across design, verification, CAD, and test engineering...
- Advanced Micro Devices, Inc. is seeking a seasoned Memory PHY Design Engineer to architect and develop high‑speed memory interface IP. You will shape digital PHY architecture, RTL, and firmware for LPDDR and DDR technologies while partnering with analog, circuit, verification...Senior
$209.5k - $299.2k
...without compromise. With more than four decades of industry‑leading FPGA expertise, our singular mission is to deliver... ...networking, and edge. About the Role As a Principal NoC IP Micro‑Architect, you will lead the end‑to‑end architecture, microarchitecture...Night shiftLocal area191 Altera Corporation
San Jose, CA1 day ago$209.5k - $299.2k
...With more than four decades of industry‑leading FPGA expertise, our singular mission... .... About the Role As a Principal NoC IP Micro-Architect, you will be responsible for the end-to... ...correctness of features. As a senior designer of the team, you're also expected...Night shiftWork experience placementLocal areaShift workAltera
San Jose, CA1 day ago$151k - $251.8k
...for Intellectual Property (IP) that is applied to high-performance... ...ResponsibilitiesAs a Micro-Architect/Logic Designer, you will be responsible for leading the micro-architecture development of custom coherent interconnect IP and last level cache blocks. In this role you...Hourly payFull timeRelocationSamsung Semiconductor
San Jose, CA2 days ago- NVIDIA Corporation is seeking a Senior Logic Design Engineer to contribute to CPU on-chip and interconnect design, covering RTL,... ...emphasizes deep hardware design expertise in CPU architecture, cache coherency, and high-speed interconnects, within NVIDIA's hybrid work...Senior
$136k - $218.5k
We are now looking for a Senior Logic Design Engineer!As a member of our CPU Logic Design Team, you will be responsible... ...of CPU on-chip and off-chip interconnect network, MP coherency and last-level and system caches, focusing on such tasks as micro-architectural definition...SeniorFull timeNvidia
Santa Clara, CA2 days ago$136k - $218.5k
As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network and last-level caches, working on implementation, synthesis and timing closure while collaborating closely with the logic...SeniorFull timeNvidia
Santa Clara, CA1 day ago- ...that moves the world forward.THE ROLE:We are seeking a lead PPA Architect to ensure that CPU Core & Cache complexes used in embedded products meets the product... ...technical leadership role ensuring interlock between CPU IP definition from the Cores design team and the Embedded...Temporary work
AMD
Santa Clara, CA3 days ago - Applied Intuition in Sunnyvale seeks a senior identity engineer to own end‑to‑end identity architecture, from IDP design to PAM and AI agent access controls. You will shape Zero Trust, RBAC, and secrets management across cloud and on‑prem environments. You’ll partner with...Senior
$100k
Tenstorrent is leading the industry on cutting-edge... ...for contributors of all seniorities.At Tenstorrent, we’re... ...workloads. As a Performance Architect on our Platform... ...compilers, CPU design, cache coherency protocols, and interconnect... ...understanding of NoC topologies, routing algorithms...Night shiftPermanent employmentTenstorrent
Santa Clara, CA4 days ago$211k - $356k
...dynamic group of system architects, packaging technology... ...Accelerator Architect to lead the design and... ...integrate seamlessly with the coherent interconnect, memory hierarchy... ...AMBA CHI, proprietary NoC) and memory subsystem.... ...memory hierarchy, and caching protocols.•...Night shiftTemporary workMediaTek
San Jose, CA2 days ago$142.8k - $274.8k
...looking for a Principal Silicon Architect to join the team. #SCHIE... ...of Network-on-Chip (NoC) memory/interconnect subsystems... ...recommendations for third-party IP silicon technologies and... ...and SoCs. Experience in caches and cache coherency Experience with SOC used...Night shiftOngoing contractPermanent employmentFull timeWork at officeLocal areaWorldwideMicrosoft
Mountain View, CA11 days ago$180k - $200k
Description[Senior Manager Field Application Engineer... ...In this role, you will lead and develop the US Field... ...interconnect and cache IP. You will work across customer... ...chip interconnects and coherent interconnects in... ...Apply deep knowledge of NoC, AMBA (CHI, AXI, ACE, AHB...Night shiftSeniorARTERIS IP
Campbell, CA3 days ago- We are seeking a visionary Digital CPU Architect to lead and drive the core computing architecture... ...pipelines, branch predictors, cache hierarchies, and memory sub-systems tailored... ...architectures, SIMD/vector processing, cache coherency, and bus protocols (AMBA AXI/ACE/CHI)....Senior
$126.7k - $217.9k
...systems Analysis of current accelerator and GPU architectures Architect enhancements required for efficient training of AI models Design... ...Compute near memory Scale-Out and Scale-Up Architectures Switches, NoCs, Codesign with Communication Collectives Optimized for Power...Night shiftSeniorWork experience placementWork from homeFlexible hours$138k - $206k
...IO die, integrating UCIe, PCIe, and other high-speed interconnect IP into a cohesive chiplet-based architecture.Integrate internal and third-party interconnect IP — UCIe, PCIe, CXL, die-to-die, and NoC — into the IO die, including configuration, glue logic, clock/reset...Night shiftSeniorWork at officeFlexible hoursSamsung Semiconductor
San Jose, CA5 days ago- Omni Design Technologies, Inc. seeks an experienced architect to drive semiconductor circuit compiler tooling and automated generation tools... ...converters and develop a comprehensive ecosystem for rapid core IP turnaround. The ideal candidate has 10+ years in circuit...Senior
$200k - $275k
.... Learn more at and on LinkedIn and X.Principal AI Accelerator Architect Lead Boston, MA; San Jose, CA Team: MicroAI Role Summary: ADI is seeking... ...teams and external partners across domains such as compute IP, processors, accelerators, analog and digital subsystems, firmware...Permanent employmentFull timeWork at officeDay shiftAnalog Devices
San Jose, CA3 days ago$200k - $300k
...Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob... ...ASIC Architect to lead architecture and system... ..., including coherent and non-coherent fabrics... ...systems teams, and external IP partners to align on... ...architecture, cache coherency and memory consistency...CyberCoders
Santa Clara, CA3 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Cache Coherence Architect NOC IP Lead (Senior). Be the first to apply!
Related searches
- senior business development Santa Clara, CA
- senior devops engineer remote Santa Clara, CA
- senior information technology project manager Santa Clara, CA
- senior vmware engineer Santa Clara, CA
- sr electrical engineer Santa Clara, CA
- sr marketing manager Santa Clara, CA
- senior dynamics crm developer Santa Clara, CA
- senior development executive Santa Clara, CA
- senior research scientist Santa Clara, CA
- senior director Santa Clara, CA