Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Principal Engineer- SoC/Chip Lead

Renesas Electronics

Job Description

Job Description

Company Description

Renesas is one of the top global semiconductor companies in the world. We strive to develop a safer, healthier, greener, and smarter world, and our goal is to make every endpoint intelligent by offering product solutions in the automotive, industrial, infrastructure and IoT markets. Our robust product portfolio includes world leading MCUs, SoCs, Analog and power products, plus Winning Combination solutions that curate these complementary products. We are a key supplier to the world’s leading manufacturers of electronics you rely on every day; you may not see our products, but they are all around you.

Renesas employs roughly 21,000 people in more than 30 countries worldwide. As a global team, our employees actively embody the Renesas Culture, our guiding principles based on five key elements: Transparent, Agile, Global, Innovative, and Entrepreneurial. Renesas believes in, and has a commitment to, diversity and inclusion, with initiatives and a leadership team dedicated to its resources and values. At Renesas, we want to build a sustainable future where technology helps make our lives easier. Join us and build your future by being part of what’s next in electronics and the world. Job Description

  • Own end-to-end technical leadership and execution of complex SoC programs from architecture through silicon production.
  • Drive SoC planning, integration strategy, execution schedules, risk management, and tape-out readiness.
  • Lead cross-functional teams across digital design, verification, physical design, DFT, firmware, validation, packaging, and product engineering.
  • Define chip-level architecture, integration requirements, performance targets, and power/area objectives.
  • Drive technical decision-making and trade-off analysis across architecture, implementation, and product requirements.
  • Oversee subsystem and IP integration, ensuring successful deployment of complex multi-domain SoCs.
  • Partner with analog and SerDes teams to integrate high-speed interfaces and mixed-signal subsystems into the overall chip architecture.
  • Lead design reviews, execution reviews, silicon readiness assessments, and post-silicon debug activities.
  • Drive issue resolution across the development lifecycle and ensure successful first-pass silicon execution.
  • Mentor senior engineers and provide technical leadership across multiple engineering organizations.
Qualifications

  • Bachelor's, Master's, or Ph.D. in Electrical Engineering, Computer Engineering, or related discipline.
  • 20+ years of semiconductor industry experience with substantial leadership responsibility.
  • Proven experience as a Chip Lead, SoC Lead, Technical Program Lead, or equivalent role for large-scale ASIC/SoC products.
  • Demonstrated success leading advanced-node SoCs, preferably at 3nm and/or 5nm technology nodes .
  • Deep understanding of SoC architecture, integration methodologies, and full-chip development flows.
  • Strong experience working across:
    • RTL Design, Design Verification, Physical Design, DFT, Static Timing Analysis, Low-Power Design Methodologies and Silicon Bring-up and Productization.
  • Experience managing complex schedules, technical dependencies, and cross-functional execution across global teams.
  • Strong communication, stakeholder management, and engineering leadership skills.

Preferred Qualifications: 

  • Prior experience with:
    • High-performance switching silicon
    • Network-on-Chip (NoC) architectures
    • Data movement and interconnect fabrics
    • High-bandwidth memory-centric systems
    • Complex multi-die or chiplet-based architectures
  • Hands-on experience integrating:
    • High-speed SerDes interfaces, Analog front-end (AFE) subsystems, Mixed-signal IPs and Advanced PHY technologies.
  • Experience with high-bandwidth and low-latency interconnect technologies.
  • Knowledge of packaging technologies and signal integrity considerations for high-speed systems.
  • Experience in AI, HPC, networking, connectivity, data-center, or memory infrastructure products.
  • Prior exposure to UALink, Ethernet switching, switch fabrics, or similar high-performance interconnect technologies is highly desirable.

Additional Information

The expected annual pay range for this position is $230,000-300,000K. This position is also eligible for bonus opportunities. Please note that final offer amount will be dependent on geographic location, applicable experience, and skillset of the candidate.

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier . With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Vacancy posted 16 days ago
Similar jobs that could be interesting for youBased on the Senior Principal Engineer- SoC/Chip Lead in San Jose, CA vacancy
  •  ...robust product portfolio includes world leading MCUs, SoCs, Analog and power products, plus...  ...validation, packaging, and product engineering. Define chip-level architecture, integration requirements...  ...-pass silicon execution. Mentor senior engineers and provide technical... 
    Senior
    Worldwide
    Night shift

    Renesas Electronics

    San Jose, CA
    16 days ago
  • $232k - $368k

     ...imagination and intelligence.We are seeking an ASIC Chip Manager to help drive development of future SoC processors to be used in client, workstation,...  ...and characterize key technical risks and work with engineering and management teams to identify mitigation strategies... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    29 days ago
  • $219k - $351k

     ...tomorrow for our employees, customers, partners, and communities.Principal Engineer, SOC DesignWhat You’ll DoThe DRAM Development Lab (DDL) is part...  ...and responsible for micro architecture of subsystem and/or chip level.Responsible for top integration, logic design and RTL... 
    Suggested
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    13 days ago
  •  ...Job Title: Senior ASIC / SoC Network-on-Chip Design Engineer or Senior ASIC Design Engineer Location: Mountain View CA (onsite - Hybrid) Job Type: FullTime. Responsibilities • Design high-performance, high-bandwidth Network-on-Chip (NoC) IP for advanced... 
    Senior
    Full time
    Local area
    Night shift

    Themesoft Inc

    Mountain View, CA
    2 days ago
  • $231.1k - $358.2k

     ...AI HW/SW platform that leads the industry in Ease of...  ...We're looking for a Sr. Principal-level DFT leader to own...  ...our next generation of SoCs.What you'll doYou'll...  ...downstream team touching the chip. From there, you'll...  ...Title: Sr. Principal DFT Engineer Job Location: San Jose,... 
    Senior
    Full time
    Work at office

    SiMa Technologies

    San Jose, CA
    6 days ago
  •  ...AI breakthroughs, or bringing leading edge products to market, every...  ...ROLEWe're seeking a T-shaped engineer ready to elevate their impact....  ...challenges that span the entire chip development spectrum, from...  ...lifecycle.Strong knowledge of:SoC and subsystem architectureRTL... 
    Senior

    AMD

    San Jose, CA
    1 day ago
  • $200k

     ...Senior Engineering Program ManagerVelaura is designing the compute silicon that will power the next generation of robots, autonomous systems...  ..., you will drive execution of our Physical AI System-on-Chip (SoC) program across its full scope: silicon development, platform... 
    Senior
    Contract work
    Flexible hours

    Auradine

    Santa Clara, CA
    3 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa...  .../ UALink, High-Speed SoC DesignPosition OverviewAs a...  ...ASICs that power industry-leading products for hyperscale and...  ...simulations (block and full-chip), performance evaluation, and... 

    CyberCoders

    Santa Clara, CA
    1 day ago
  •  ...power efficiency.Implement and lead improvements in software...  ...PURPOSEAs a hands-on Architect/Senior Manager you will architect, design...  ...practices and seamless collaboration.Engineering for device systems spans deep...  .../IoT systems or custom SoCs• B.S. degree in Computer Science... 
    Senior
    Full time
    For contractors
    Local area
    Immediate start
    Remote work

    Brambles

    Santa Clara, CA
    a month ago
  •  ...That’s where we come in. We combine deep engineering expertise with global-scale manufacturing...  ...planning, block level routing and top level chip routingKnowledge of high performance...  ...Full-timeFunction: EngineeringExperience level: Mid-Senior LevelIndustry: Semiconductors
    Senior
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    23 days ago
  • $232k - $368k

     ...functions to deliver chips that change what...  ...is hiring a Chip Lead to serve as the technical...  ..., and it is not a senior IC role. You are...  ...or Computer Engineering, plus over a decade...  ...understanding of SoC and ASIC architecture...  ...Tech Lead, or Principal or Distinguished Engineer... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $205k - $260k

     ...automation libraries for large-scale ASIC and SoC development. Optimize RTL, simulation...  ...route, and timing-closure workflows for engineering throughput and cloud cost efficiency....  ...benefits. The role offers a broad principal-level mandate spanning cloud-native CAD... 
    Senior
    Full time

    Astera Labs

    San Jose, CA
    11 days ago
  • $220k - $300k

    Senior Principal Machine Learning Engineer San Jose, California, United States The era of pervasive AI has arrived....  ...stack, generative AI platform, from chip to model, optimized for enterprise and...  ...RDU and broader hardware ecosystem Lead hardware-software co-design efforts... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    SambaNova Systems

    San Jose, CA
    5 days ago
  •  ...Micron Technology, Inc. in San Jose is seeking a Senior / Principal Layout Engineer to drive pathfinding and architecture exploration for next-generation...  ...within the Module Architecture Group. You will lead layout-driven architecture exploration, evaluate routing/... 
    Senior

    Jobleads-US

    San Jose, CA
    4 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara...  ...Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog...  ...-speed SoC verification to lead verification efforts for...  ..., interconnect) and full-chip integrations, drive closure... 

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $196k - $310.5k

     ...Group is seeking a versatile engineer to join the HW bring-up methodology...  ...execution of Nvidia's new chip bringup effort, from pre-silicon...  ...NPI and production schedules.Lead post-action reviews and...  ...technical programs in semiconductor, SoC, or system/platform... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    14 hours ago
  •  ...Applied Signal Technology in San Jose seeks a Senior Principal Software Engineer for 5G Core network protocol development. You will develop core network software, collaborate on product roadmaps, and elicit customer requirements to shape solutions. Role requires Linux... 
    Senior

    Jobleads-US

    San Jose, CA
    1 day ago
  • $184k - $287.5k

    NVIDIA is searching for a creative and highly motivated engineer with expertise in System Software to join the Chips System Software organization. You will design and...  ...enablement, automation, and next-generation SoC technology. If you're a self-driven engineer with a... 
    Senior
    Full time
    Work at office
    Local area

    Nvidia

    Santa Clara, CA
    13 days ago
  • $200k - $351k

     ...Province: California City: San Jose Summary Celestica Engineering is seeking a highly motivated and self-driven candidate...  ...of Signal Integrity Engineer to help design and build market leading Hardware Platform Solutions. The Signal Integrity Engineer... 
    Senior
    Local area
    Flexible hours

    Celestica International LP

    San Jose, CA
    more than 2 months ago
  •  ...Principal Packaging EngineerWe are looking for a Principal Packaging Engineer to own package architecture and development for Velaura's next-generation SoCs. This role will lead packaging from concept through production...  ...selection, including flip-chip, advanced substrates,... 
    Flexible hours

    Auradine

    Santa Clara, CA
    3 days ago
  • $214.06k - $341.94k

     ...contribute to breakthroughs in 5G, SOC, memory and display. With our global...  ...ACAS) is looking for a highly skilled engineer that has strong background and hands...  ...-submicron CMOS technologies. Lead efforts to perform chain and chip level design verification and production... 
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    1 day ago
  • $202k - $344k

     ...communicate and advance faster than ever.We are seeking a Senior / Principal Layout Engineer to drive pathfinding and architecture exploration for...  ...modeling-informed design.Essential Duties and Responsibilities:Lead layout-driven architecture exploration for next-... 
    Senior
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    a month ago
  •  ...excites you, you’ll fit right in.Why You’ll Love This RoleThe Sr. Principal Engineer: silicon photonics - Hybrid integration is a key leader...  ...work in a team environment to develop unique process flows and chip functionality through conception, process step design,... 
    Senior
    Full time
    Work experience placement
    Live in

    Lumentum Operations

    San Jose, CA
    2 days ago
  • We are seeking a highly skilled and experienced SoC (System-on-Chip) Engineering Leader to direct a diverse team delivering Architecture and Verified...  ...Designs for Power and Clocking. If you are a self-motivated SoC Lead with expertise in Architecting solutions for clocking,... 
    Senior
    Work at office
    Local area

    ARM

    San Jose, CA
    a month ago
  •  ...Palo Alto Networks, Inc. is looking for a Principal Software Engineer to join the Machine Identity Security team in Santa Clara, California. You will lead the design of backend services and APIs, shaping how control plane capabilities are built and consumed. The role... 
    Senior

    Jobleads-US

    Santa Clara, CA
    3 days ago
  •  ...Job Description We are seeking a Powertrain Design Engineer to lead the development of test vehicles supporting our high-current BCD...  ...~ Demonstrated experience designing test structures or test chips/vehicles for process technology development (not just product... 
    Senior
    Full time

    Renesas Electronics

    San Jose, CA
    11 days ago
  • Overview Job Title: SOC Lead Location: San Jose, CA SOCLead engineer based out of our San Jose, below is the JD for the same - we need a person with around...  ...monthly reports on security incidents and activities for senior management. Document security incidents and actions... 

    Diligent Tec, Inc

    San Jose, CA
    2 days ago
  • $232k - $368k

    NVIDIA is seeking an outstanding SoC Verification Engineer to serve as a Person-in-Charge (PIC) within...  ...enabled SoC designs in the world. These chips power data center AI infrastructure,...  ...leadership with clear mitigation plans.Lead risk identification and mitigation... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • A leader in fusion technology located in California seeks a Principal Mechanical Engineer to drive R&D equipment design. This role involves leading design projects and mentoring a team in a fast-paced environment. The ideal candidate has substantial experience in mechanical... 

    Commonwealth Fusion Systems

    Milpitas, CA
    5 days ago
  • $193.3k - $261.5k

    AWS designs custom SoCs (System on Chips) that power the world's largest machine learning training and...  ....We're looking for a Systems Software Engineer who wants to work at the boundary...  ...experience- Experience as a mentor, tech lead or leading an engineering team- 7+ years... 
    Senior
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    a month ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Principal Engineer- SoC/Chip Lead. Be the first to apply!