Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal SoC IP & Interconnect Architect

$182k - $273k

Ampere Computing

Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute. As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications. Join us at Ampere and work alongside a passionate and growing team — we’d love to have you apply! About the Role: As a Principal SoC IP & Interconnect Architect , you will apply deep technical expertise and architectural leadership to define and integrate advanced SoC and interconnect IP for next-generation Ampere products. This critical role drives the architecture of high-performance I/O and interconnect subsystems, navigating complex system-level requirements and integration tradeoffs. What You’ll Achieve: Lead the definition, architecture, and integration of SoC and interconnect IP for next-gen Ampere products. Own the end-to-end architecture of one or more I/O and interconnect subsystems, balancing performance, scalability, power, reliability, and platform requirements. Drive cross-functional alignment with system architects, design, verification, and software teams to deliver cohesive, production-ready SoC IP solutions. Outline subsystem interfaces, integration strategies, and architectural requirements to ensure seamless connectivity across the SoC platform. Define subsystem-level SoC architecture in collaboration with CPU and compute-engine teams, aligning with the SoC chassis, global architecture, and integration requirements. Influence key technical decisions and resolve complex architecture and integration tradeoffs throughout the product development lifecycle. About you: 6+ years of proven SoC architecture or design experience. Familiar with SoC interconnect and coherent fabric architecture. Deep understanding of AMBA-based interconnect protocols (AXI and CHI) , and their application in high-performance, cache-coherent SoC designs. Knowledge of cache-coherent memory systems , DMA traffic, and interconnect performance tradeoffs. Hands-on experience developing architectural performance models for bandwidth, latency, scalability, and workload analysis. Experience across the full IP lifecycle , from IP selection and integration through silicon validation, performance debug, and bring-up. Additional skills highly desired: Previous RTL/Logic Design or Design Verification Experience; IP Integration: Boot / Reset Flows, Performance Modeling; Power Delivery; Power Management; Clocking; Debug/Trace; Interrupts; RAS Education: BS degree in Electrical Engineering, Computer Engineering, or Computer Science & 8 years of related experience, MS degree & 6 years, or PhD & 3 years. What we’ll offer At Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, cash long-term incentive, and comprehensive benefits. The full base pay range for this role is between $182,000 and $273,000, except in the San Francisco Bay Area where the range is between $195,000 and $292,000. Our benefits include health, wellness, and financial programs that support employees through every stage of life. Benefits highlights include: Premium medical insurance, dental insurance, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future. Unlimited Flextime and 10+ paid holidays so that you can embrace a healthy work-life balance. A variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day. And there are much more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our employees to do more and grow more. We are excited to share more about our career opportunities with you through the interview process. Ampere is an inclusive and equal opportunity employer and welcomes applicants from all backgrounds. All qualified applicants will receive consideration for employment without regard to race, color, national origin, citizenship, religion, age, veteran and/or military status, sex, sexual orientation, gender, gender identity, gender expression, physical or mental disability, or any other basis protected by federal, state or local law. #J-18808-Ljbffr Ampere Computing

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Principal SoC IP & Interconnect Architect in Santa Clara, CA vacancy
  • Ampere Computing is seeking a Principal SoC IP & Interconnect Architect in Santa Clara, CA to define and integrate advanced SoC and interconnect IP for next-generation Ampere products. You will steer high-performance I/O architectures and collaborate across systems, design... 
    Principal

    Ampere Computing

    Santa Clara, CA
    2 days ago
  •  ...computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute. As Principal SoC IP & Interconnect Architect, you will define and integrate advanced SoC and interconnect IP for next-generation Ampere products. You will drive... 
    Suggested
    Flexible hours

    Ampere

    Santa Clara, CA
    8 hours ago
  • $200k - $300k

    Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob Location...  ...on high-bandwidth optical interconnects for XPU memory expansion....  ...AI accelerators and SoCs. The role combines deep expertise...  ...systems teams, and external IP partners to align on... 
    Principal

    CyberCoders

    Santa Clara, CA
    4 days ago
  •  ...career.THE ROLE: We are seeking a seasoned SoC Architect with expertise or significant interest...  ...technical specifications for SoC and IP blocks to meet those requirements, and...  ...following: Processors, Memory sub-system, Interconnects, Coherency, Multimedia, I/O subsystems,... 
    Principal

    AMD

    San Jose, CA
    4 days ago
  • $250k - $304k

     ...Position: Sr. Principal Engineer, SoC Architect Location: San Jose, CA Job Id: 585 # of Openings...  ...semiconductor platforms across compute, memory, interconnect, security, and peripheral subsystems...  .... Interface with external IP vendors and ecosystem partners when... 
    Principal

    Ayar Labs

    San Jose, CA
    1 day ago
  • $209.5k - $299.2k

     ...industry. About the Role As a Principal NoC IP Micro-Architect, you will be responsible for the end...  ...product teams to deliver high-performance interconnect solutions optimized for power,...  ...leadership role requiring deep expertise in SoC interconnect architectures, NoC... 
    Principal
    Work experience placement
    Local area
    Shift work
    Night shift

    Altera

    San Jose, CA
    2 days ago
  • $231.1k - $358.2k

    DescriptionJob Title: Sr. Principal SoC ArchitectJob Location: San Jose, CA (This position requires...  ...market. We are looking for a Chief SoC Architect to help define next generation SoC...  ...with Silicon Engineering on Third-Party IP strategyDrive forward-looking architecture... 
    Principal
    Full time
    Work at office

    SiMa Technologies

    San Jose, CA
    4 days ago
  • $211k - $286k

    Principal SoC Integration Flow Architect - AutomationCategoryChip DesignLocationSan Jose, CAExperienceMore than 8 Years Work Expe.Job DescriptionWe are seeking...  ...to SoC Compiler—that streamlines the path from IP handoff to full-chip netlist generation.Key Responsibilities... 
    Principal
    Temporary work

    MediaTek

    San Jose, CA
    4 days ago
  • $221.7k - $364.8k

     ...of excellence for Intellectual Property (IP) that is applied to high-performance...  ...build with us!Role and ResponsibilitiesAs a Principal Micro-architect, you will lead the microarchitecture development of custom coherent interconnect IP and/or last-level cache (LLC) blocks... 
    Principal
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  • $209.5k - $299.2k

     ...cloud, networking, and edge. About the Role As a Principal NoC IP Micro‑Architect, you will lead the end‑to‑end architecture, microarchitecture...  ...design, and product teams to deliver high‑performance interconnect solutions optimized for power, performance, area,... 
    Principal
    Local area
    Night shift

    191 Altera Corporation

    San Jose, CA
    2 days ago
  • $272k - $431.25k

    We are looking for a Principal Architect for SoC and System performance modelling.The NVIDIA Architecture Modeling group is looking for architects and software developers to join our various architecture efforts. A key part of NVIDIA's strength is to innovate in parallel... 
    Principal
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    5 days ago
  • $272k - $431.25k

    NVIDIA is seeking a Principal SoC Architect to join our architecture team and drive the next generation of Edge AI, Robotics, and Autonomous Driving platforms.NVIDIA is developing processor and system architectures that power the world’s most advanced autonomous machines... 
    Principal
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...Overview:At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect architectures-coherent and non-coherent-for scalable SoC platforms. You will work across markets...  ...a range of silicon products.Define IP and subsystem roadmaps for high-speed... 
    Principal
    Work at office
    Local area
    Shift work

    ARM

    San Jose, CA
    5 days ago
  • Ampere Computing LLC is seeking a Principal Power Architect to drive power modeling, analysis, and optimization across CPU, AI accelerator, memory, and interconnect designs. This role spans architecture, RTL, firmware, and silicon to turn workload and power data into actionable... 
    Principal

    Ampere

    Santa Clara, CA
    5 days ago
  • $200k - $275k

     ...at and on LinkedIn and X.Principal AI Accelerator Architect Lead Boston, MA; San Jose,...  ...across domains such as compute IP, processors, accelerators,...  ...multiple projects and SoC generations. Minimum Qualifications...  ..., memory hierarchies, interconnects, peripherals, and chip-... 
    Principal
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    4 days ago
  • $242.5k - $376.65k

     ...The Samsung SoC Architecture Lab explores innovative SoC architecture, key IP blocks (CPU, GPU, NPU), bus / memory subsystem and multimedia subsystems for future...  ...Position Summary: We are looking for a NPU Architect for next generation SOCs. This is a highly visible... 
    Principal
    Work at office
    Local area

    Samsung Electronics GmbH

    Mountain View, CA
    1 day ago
  •  ...needs to keep our world moving forward. Description An AI Interconnect Architect defines and engineers high-speed networking and communication...  ...specifications. Cross-functional Collaboration: Work with SoC, package design, and software teams to ensure seamless integration... 
    Principal

    Sandisk

    Milpitas, CA
    2 days ago
  • Job Overview:At Arm an SoC Architect is a technical role responsible for architecting and designing...  ...s SoC architecture based on Arm product IP and system architecture to meet the...  ...management, clocking, coherent and non-coherent interconnect, PCIe/CXL, multi-level caching... 
    Work at office
    Local area

    ARM

    San Jose, CA
    3 days ago
  •  ....THE ROLEWe are seeking an experienced SoC Architect to lead the architecture of next-generation...  ...spans digital architecture, analog IP integration, packaging, signal integrity...  ...processors, memory subsystems, interconnects, AI engines, GPUs, multimedia blocks, and... 

    AMD

    San Jose, CA
    3 days ago
  •  ...looking for a world-class Memory Subsystem Architect to join our SoC team at Baidu’s Sunnyvale office. The...  ...experience in Silicon architecture or IP design mainly focusing on memory...  ...environments.Solid background of System interconnect, System MMUs, Caches and Memory Technologies... 
    Work at office

    Baidu

    Sunnyvale, CA
    3 days ago
  • $211k - $356k

    Datacenter Compute SoC Perf/Power Modeling ArchitectCategoryAlgorithm...  ...a dynamic group of system architects, packaging technology...  ...architects, SoC architects, IP architects, workload characterization...  ...cores, memory subsystems, interconnects (NoC), and high-speed I/O (PCIe... 
    Temporary work
    Night shift

    MediaTek

    San Jose, CA
    3 days ago
  • $211k - $356k

    Datacenter Compute SoC ArchitectCategoryAlgorithm & ArchitectureLocationSan...  ...a dynamic group of system architects, packaging technology...  ...CPU/Compute core architects, IP designers, performance...  ...cache hierarchies, coherent interconnects, and memory subsystems.• IP Selection... 
    Temporary work
    Night shift

    MediaTek

    San Jose, CA
    4 days ago
  • $124k - $208.4k

     ...excellence for Intellectual Property (IP) that is applied to high-performance...  ...with us!Role and ResponsibilitiesAs a SoC Performance Architect, you will primarily be responsible...  ...memory subsystem design including caches, interconnects and memory controllersBuild SoC... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $172.8k - $304.9k

     ...Inc. Job Area Engineering Group, Engineering Group > ASICS Engineering General Summary Qualcomm is looking for an experienced SoC architect to work on the next generation AI products in the datacenter. We are looking for a data center engineer whose expertise spans security... 
    Principal
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    3 days ago
  • $200k - $250k

     ...experienced and highly motivated Lead SoC Architect to lead the architecture definition and...  ...environments. Define memory hierarchy, NoC/interconnect strategy, coherency architecture, and...  ...Evaluate and integrate third‑party IPs including CPU, GPU, NPU, PCIe, DDR/LPDDR... 
    Work at office
    Local area
    Night shift

    Bolt Graphics, Inc.

    Sunnyvale, CA
    1 day ago
  • $272.9k - $409.3k

     ...Engineering Group, Engineering Group SoC Architecture General Summary As a SoC Performance Architect, you will create performance...  ...especially in the areas of interconnects, traffic QoS, distributed...  ...Validation ~ Proficient in IP/SoC level performance validation... 
    Work experience placement
    Work from home
    Night shift

    QUALCOMM, Inc.

    Santa Clara, CA
    4 days ago
  • $154k - $286k

     ...technology. The AVIP (Accelerated Verification IP) and Virtual Bridge (VB) business is a...  ...that enable customers to verify complex SoCs and systems at much higher speed and...  ..., CXL, Ethernet, USB, UCIe, and emerging interconnects, and works closely with emulation platform... 
    Principal

    Cadence Design Systems

    San Jose, CA
    4 days ago
  • Job Title This Job is No Longer Available Employer is willing to sponsor qualified candidates for a non-immigrant work visa. Preferred Skills All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, age, ...
    Principal
    Local area
    Work visa

    Netpreme

    Santa Clara, CA
    3 days ago
  •  ...Cupertino, CA to verify functionality and performance of Apple’s SOCs. You will develop test plans, coverage, and testbenches while collaborating...  ...with design, architecture and software teams. You’ll work across IPs and subsystems, ranging from Neural Engine hardware to high-speed... 

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  • $142.8k - $274.8k

     ...is of paramount importance. To achieve this goal, the AI SoC Development team is instrumental in defining and delivering...  ...and optimize the Cloud infrastructure.We are looking for a Principal SoC Circuit Architect to join the team.ResponsibilitiesSoc level definition of... 
    Principal
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal SoC IP & Interconnect Architect. Be the first to apply!