Design Verification Engineer - AI ASIC IP UVM/SystemVerilog
Etched.ai, Inc.
Etched.ai, Inc. is looking for a Design Verification Engineer to join our Internal IP DV team in Austin, Texas. In this role, you will ensure the robustness and high performance of custom IPs by developing UVM/SystemVerilog testbenches and executing verification plans. Ideal candidates will have a strong background in UVM, digital design, and debugging skills. Benefits include medical coverage, wellness programs, and daily meals in the office. Expect to work closely with teams in both Austin and San Jose. #J-18808-Ljbffr
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer - AI ASIC IP UVM/SystemVerilog in Austin, TX vacancy
$2,000 per month
...the world’s first AI inference system... ...200. With Etched ASICs, you can build products... ...by leading engineers, Etched is redefining... ...We are seeking a Design Verification Engineer to join our Interface IP DV team. You will... ...and maintain UVM/SystemVerilog-based verification...SuggestedWork at officeRelocation packageShift workETCHED LLC
Austin, TX6 hours ago$2,000 per month
...the world’s first AI inference system purpose... ...B200. With Etched ASICs, you can build... ...by leading engineers, Etched is redefining... ...We are seeking a Design Verification Engineer to join our Internal IP DV team. You will... ...Develop and maintain UVM/SystemVerilog testbenches for high...SuggestedWork at officeRelocation packageShift workNight shift$150k - $165k
...Encore Semi Llc is seeking a Senior Design Verification Engineer to verify complex digital systems, including... ...CPUs. The role includes developing UVM/SystemVerilog testbenches and automating testing... ...candidate should have 10+ years of ASIC verification experience, strong...SuggestedRemote workEncore Semi
Austin, TX4 days ago- ...semiconductor company in Austin is seeking an ASIC Design Verification Engineer to enhance the development of cutting-... ...processes, and ensure high-quality IP delivery. Applicants should have a... ...with Verilog, System Verilog, and UVM. This role emphasizes teamwork within...Suggested
Advanced Micro Devices , Inc.
Austin, TX4 days ago - ...computing experiences—from AI and data centers, to PCs, gaming... ...) is looking for an ASIC Design Verification Engineer to join our growing team. We... ...involved in all aspects of IP verification starting from helping... ...directed) using System Verilog/UVM/SystemC Triaging and...Suggested
- ...Senior Design Verification Engineer Looking for new challenges... ...prior System Verilog UVM experience to... ...from projects in AI and Machine Learning... ...subsystems, SOC/ASIC products for... ...validate block and IP functionality Develop... ...background in SystemVerilog and UVM verification...Hourly payContract workTemporary workRemote work
Correct Designs
Austin, TX4 days ago - ...Synopsys, Inc. is seeking an experienced ASIC Digital Verification Engineer based in Austin, Texas. You will... ...in the verification of Interface IP protocols, using SystemVerilog and UVM methodologies to ensure high-quality ASIC designs. Your role includes mentoring...
Synopsys
Austin, TX1 day ago - ...Semiconductors in Austin, TX is looking for a Design Verification Engineer to define and write verification... ...creating stimuli in System Verilog (UVM) and developing verification... ...verification, with strong skills in Verilog, SystemVerilog, and UVM. This position offers the...
NXP Semiconductors
Austin, TX3 days ago - ## ASIC Design Verification EngineerAustin,Texas,United StatesFind... ...Design Verification Engineer** **Austin, Texas****... ...Ericsson, the ASICs our IP teams build are the... ...designing and building UVM environments from... ...practical experience with SystemVerilog and UVM Proven...Temporary workWorldwide
- ASIC Design Verification Engineer - Austin, Texas Hybrid work schedule. This is not a... ...block‑ and top‑level ASIC/IP verification, owning coverage... ...to chip. Design and build UVM testbenches from scratch,... ...practical experience with SystemVerilog and UVM. Proven ability to...Temporary work
- Ericsson GmbH in Austin, Texas is seeking a Senior Design Verification Engineer specializing in ASIC IP development. In this position, you will lead... ...candidate has a strong background in RTL verification, SystemVerilog, and UVM, with additional knowledge in embedded software...
- ...individual neuron. AI algorithms then... ...Senior Digital Design Engineer, you will... ...cleanly from FPGA to ASIC.... ...Contribute to verification planning and debug... ...proficiency in SystemVerilog/Verilog (or VHDL... ...analog/mixed‑signal IP, including ADC/... ...modeling. Exposure to UVM/formal and...
Paradromics Inc
Austin, TX4 days ago - ...highly motivated Hardware Verification Engineer in Austin, Texas. In this... ...will verify complex digital designs, especially focusing on... ...coprocessor technologies targeting AI/ML solutions. Your... ...developing test benches using SystemVerilog and UVM, designing verification...
Qualcomm
Austin, TX4 days ago - ...NVIDIA AI in Austin, TX is looking for an ASIC Design Engineer to join its System-On-Chip group. In this role, you will focus on improving methodologies and deliver system-level IP for performance measurement on cutting-edge GPUs and SOCs. The ideal candidate should have...
NVIDIA AI
Austin, TX6 hours ago - ...the world’s first AI inference system... ...200. With Etched ASICs, you can build products... ...by leading engineers, Etched is redefining... ...We are seeking a Design Verification Engineer to join... ...the custom IPs powering Sohu — including... ...Develop tests in SystemVerilog, Python, or...Work at officeShift work
Etched.ai, Inc.
Austin, TX4 days ago $120k - $225k
...re hiring experienced Design Verification Engineers to play a key role in... ...our next-generation AI processors to life. About... ..., custom analog IP, compiler, emulation,... ...and execution using UVM or other advanced DV... ...Understanding of Verilog, SystemVerilog, and UVM. Proven...Latent AI
Austin, TX6 hours ago- ...personal computing and AI to cloud‑scale... ...functional verification of complex CPU and... ...testbenches, and SystemVerilog/UVM environments, ensuring... ...to resolution with design teams. Collaborate... ...and physical design engineers to improve design... ..., SoC, or complex IP designs. Preferred...Local areaShift work
Intel
Austin, TX6 hours ago - ...Etched.ai, Inc. is seeking a Design Verification Engineer in Austin to ensure custom IPs are robust and silicon-ready. The role includes... ...bottlenecks, and developing tests in SystemVerilog and Python. Ideal candidates... ...a strong understanding of ASIC design and digital systems....Work at office
Etched.ai, Inc.
Austin, TX7 hours ago - ...A leading technology company in Austin is looking for a Design Verification Engineer to enhance custom IPs for cutting-edge technologies. This position requires expertise in UVM and SystemVerilog, strong debugging skills, and collaboration with engineers on design functionality...Work at office
ETCHED LLC
Austin, TX6 hours ago - ...Austin, TX is seeking a Senior Design Verification Engineer to lead verification efforts for ASICs in 5G infrastructure. The role... ...-level models, designing UVM testbenches, and driving hardware... ...verification experience and strong SystemVerilog/UVM skills. Join a dynamic...
Ericsson
Austin, TX6 hours ago $116k - $189.75k
...looking for an entry level ASIC Verification Engineer! In this position you will have... ...working on a system‑level IP responsible for measuring performance... ...for the corresponding design (RTL). For this position,... ...verify the design. Create the UVM components, sequences, tests...- ...Texas, seeks an experienced verification engineer to join the Modem... ...quality and performance of ASIC IP used in IoT applications, contributing... ...to wireless modem designs. Applicants should hold a degree... ...possess skills in Verilog, SystemVerilog, and C programming. The role...
$136k - $218.5k
...008535 Job Category: Engineering Time Type: Full time... ...Chip (SOC) group as an ASIC Design Engineer and make a... ...delivering system-level IP to measure... ...unlimited potential of AI to define the next era... ...RTL design (Verilog), verification (SystemVerilog), System-On-Chip design...Full timeNVIDIA AI
Austin, TX4 days ago- ...machines. We lead in chip design, verification, and IP integration, empowering... ...visionary and highly experienced engineering professional, passionate... ...’ll Be Doing: Applying AI techniques to accelerate... ...and scripting skills (SystemVerilog, UVM, Tcl, Python or similar...
- ...Semiconductors is seeking a Digital IP Principal Verification Engineer in Austin. The role involves... ...failures while utilizing AI to augment productivity. The... ...of experience in IP or SoC design, proficient in Verilog, SystemVerilog, and UVM coding. Join NXP in a collaborative...
NXP Semiconductors
Austin, TX3 days ago $116k - $189.75k
...is looking for an ASIC Verification Engineer to help verify our global IP and impact a variety... ...computing, and AI. In this role, you... ...will partner with design, architecture, verification... ...using SV/UVM methodology Drive... ...verification (UVM, SystemVerilog), ASIC design/implementation...NVIDIA Gruppe
Austin, TX4 days ago$220.92k - $311.89k
...Overview Intel’s AI SoC... ...next-generation ASICs for AI applications... ...Senior Formal Verification Engineer, you will play... ...complex digital designs using advanced... ...for complex SoC IP blocks and subsystems... ...environments using SystemVerilog Assertions (SVA... ...with UVM‑based simulation...Local areaShift workIntel
Austin, TX4 days ago- ...Correct Designs is looking for a Senior Design Verification Engineer with over 8 years of hardware verification experience, particularly in SystemVerilog and UVM methodologies. The role includes verifying complex design blocks, developing test plans, and requires a solid...Contract workRemote work
Correct Designs
Austin, TX6 hours ago - ...Senior Design Verification Engineer — ASIC IP Silicon Verification | 5G Infrastructure | Austin, TX (On‑site... ...Architecture – designing and building UVM environments from a clean slate. HW... ...at block and/or top level. Strong SystemVerilog/UVM skills – not only use but...
Ericsson
Austin, TX4 days ago $166k - $249k
...06/07/2026 Category Engineering Hire Type Employee Job... ...machines. We lead in chip design, verification, and IP integration, empowering... ...experienced and highly skilled ASIC Digital Verification... ...IP and testbenches using SystemVerilog and UVM. Collaborating with...Remote workSynopsys
Austin, TX1 day ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Design Verification Engineer - AI ASIC IP UVM/SystemVerilog. Be the first to apply!
Related searches
- design verification engineer Austin, TX
- senior design verification engineer Austin, TX
- soc design verification engineer Austin, TX
- senior software design engineer Austin, TX
- product engineering manager Austin, TX
- product design engineer Austin, TX
- design assurance engineer Austin, TX
- lead product engineer Austin, TX
- soc design engineer Austin, TX
- new product engineer Austin, TX