Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Engineer, SOC Design

$219k - $351k

Samsung Semiconductor

Job Description

Job Description

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. 

Advancing the World's Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future. 

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.

Principal Engineer, SOC Design

What You'll Do

The DRAM Development Lab (DDL) is part of Samsung's Memory Business Unit, the industry's technology and volume leader in DRAM, HBM and NAND Flash.  DDL's vision is to solve key problems of Cloud & Data center by developing the new technology for memory and storage. The SOC team within DDL focuses on the development of silicon solutions. We are an integral part of Samsung's strong R&D focus & lab innovation engine. We work closely with development teams to bring feature innovation to product roadmaps.

Come join the team that is creating new computing system architectures needed to support emerging machine learning applications, data analytics and edge computing. You'll focus on enhancement of memory and storage capability by developing prototype and production controllers.

Job ID:  43022

Location: Daily onsite presence at our San Jose or Folsom office in alignment with our Flexible Work policy

  • Participate in architectural definitions and responsible for micro architecture of subsystem and/or chip level.
  • Responsible for top integration, logic design and RTL implementation along with quality check (Assertion, Lint, CDC, and STA).
  • Reviews 3rd party IPs including ARM cores, DDR controller, and UCIe PHY 
  • Responsible for integrating the third part IPs and sub system at top level
  • Work closely with architects and verification engineers to ensure sound design at SoC level.
  • Work with physical designers on timing constraints, synthesis, DFT insertion, and static timing analysis

What You Bring

  • Bachelors in Electrical, Computer Science or related with 20+ years of experience or Masters in Electrical, Computer Science or related Science with 18+ years of Industry Experience or PhD in Electrical, Computer Science or related Science with 15+ years of Industry experience preferred.
  • Highly motivated with good verbal and written communication skills.
  • Hands on knowledge & experience in ASIC design flow from design to tape out.
  • Experience & Good knowledge in ATE vector generation, testing and silicon bring up.
  • Experience in the commercial IPs such as UCIe, CPU, Ethernet, and DDR interfaces.
  • Good understanding of PPA (performance, power, and area) trade-offs.
  • Experience in SoC level synthesis, timing analysis, lint check, CDC checks.
  • Experience in interfacing 3rd party service companies for DFT/PI/PD.
  • Good knowledge and experience in AMBA bus fabric, ARM cores.
  • Self-motivated problem-solver with an ability to work well in a team.
  • You're inclusive, adapting your style to the situation and diverse global norms of our people.
  • An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.
  • You're collaborative, building relationships, humbly offering support and openly welcoming approaches.
  • Innovative and creative, you proactively explore new ideas and adapt quickly to change.

#LI-SF1

 

What We Offer
The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance. 

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.
Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.
Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.
Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.
Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.
Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range

$219,000—$351,000 USD

Equal Opportunity Employment Policy 

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Our Commitment to Innovation and Fairness

At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

Applicant AI Use Policy 

At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified.

Trade Secret Notice

By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.

 

Applicant Privacy Policy

- us/careers/us/privacy/

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Principal Engineer, SOC Design in San Jose, CA vacancy
  •  ...We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers...  .... We deliver industry-leading silicon design, IP, simulation and analysis solutions,...  ...architecture for complex ASIC or SoC projects Strong expertise in RTL coding... 
    Suggested

    Jobleads-US

    Sunnyvale, CA
    3 days ago
  • $142.8k - $274.8k

     ...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud...  ...to help achieve that mission. We are looking for a Principal SoC Design Engineer to work in the dynamic Microsoft Artificial Intelligence... 
    Suggested
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    2 days ago
  • $219k - $351k

     ...have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the...  ...technologies, our US teams contribute to breakthroughs in 5G, SOC, memory and display. With our global perspective and diversity of... 
    Suggested
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    16 days ago
  • $190k - $240k

     ...what's next in electronics. This is a Principal Digital Engineer position for a qualified individual to...  .... The primary role is to architect, design and implement the digital and mixed...  ...industry experience Proven experience in SOC architecture, AHB/APB/AXI, bus matrix... 
    Suggested
    Temporary work
    Worldwide
    Flexible hours

    Renesas Electronics

    San Jose, CA
    11 days ago
  • $160k - $200k

     ...printheads. We are a recognized leader in the manufacturing and design of durable and productive drop-on-demand inkjet printheads that...  ...teams including R&D, sustaining and process development engineers and manufacturing operations.Propose, evaluate, and implement technical... 
    Suggested
    Work at office
    Flexible hours

    FUJIFILM

    Santa Clara, CA
    2 days ago
  • $170k - $225k

     ...About the job Principal Hardware Design Engineer - Systems Engineering Job Title: Principal Hardware Design Engineer- Systems Engineering...  ...to the design, implementation, and checkout of critical SOC validation boards. Key Responsibilities Include:... 
    Relocation

    Fox Point Recruitment

    Santa Clara, CA
    1 day ago
  • $195k - $240k

     ...are seeking a Senior Advanced Packaging Engineer to lead the development and integration of...  ...and cross-functional collaboration with design, manufacturing, suppliers, and quality teams...  ...in microcontrollers, analog, power, and SoC products, delivering trusted embedded... 
    Hourly pay

    Renesas

    San Jose, CA
    2 days ago
  • $190k - $240k

     ...Job Description Job Description Principal Hardware Engineer - AI, SOCs At the forefront of the latest semiconductor technology & security we're redefining...  ...a high-visibility role where you will own our hardware design & a get in on a realistic exit opportunity as the... 
    Ongoing contract
    Local area

    CyberCoders

    San Jose, CA
    10 days ago
  • $154k - $286k

     ...who want to make an impact on the world of technology. Product Engineer for Integrity 3D-IC. Developing interfaces and integrating various...  ...Familiar with Cadence digital flows and advanced packaging design with Allegro Package Designer. Knowledge and experience in 3... 
    Work experience placement

    Jobleads-US

    San Jose, CA
    1 day ago
  •  ...Cadence Design Systems is seeking an experienced engineer to advance PCIe AVIP and Virtual Bridge offerings. You will design protocol features, build BFMs and transactors, and ensure scalable verification across emulation platforms. You will work with cross-functional... 

    Jobleads-US

    San Jose, CA
    1 day ago
  • $154k - $286k

     ...develop leaders and innovators who want to make an impact on the world of technology. Sr Principal Engineer This is a unique opportunity to join the HPP IP R&D Group at Cadence Design Systems. We are looking for a Sr Principal SI/PI Engineer who will be a key contributor... 
    Second job

    Jobleads-US

    San Jose, CA
    1 day ago
  •  ...Cadence Design Systems in California seeks a Sr Principal SI/PI Engineer to advance high-speed IP products. You will contribute hands-on in SI/PI design, verification, and lab measurements, providing channel models and design guidelines for customers. The role emphasizes... 

    Jobleads-US

    San Jose, CA
    1 day ago
  •  ...Leoforce seeks a Principal Engineer, Product Validation to lead MEMS timing device validation and productization. You will guide cross‑functional teams across MEMS, circuit design, and production to ensure system-level performance and scalable verification. The role... 

    Jobleads-US

    Santa Clara, CA
    2 days ago
  •  ...Cisco Systems, Inc. is seeking a Principal Engineer leading software security to define and drive security architecture across our software...  ...from cloud to edge. You will mentor teams, shape secure‑by‑design patterns, implement MCP boundaries, and advance policy‑as‑code... 

    Jobleads-US

    San Jose, CA
    1 day ago
  •  ...Cadence Design Systems in California is seeking a Product Engineer for Integrity 3D-IC. You will develop interfaces and integrate Cadence tools into the Integrity 3D-IC platform, collaborating with R&D to advance 3D-IC solutions and with field teams for customer engagement... 

    Jobleads-US

    San Jose, CA
    1 day ago
  • $145k - $236k

     ...foundry providing a unique combination of design, development, and fabrication services to...  ...Role:We are seeking a Field Application Engineer (NAM) to support and drive customer engagements...  ...in Semiconductor IP, SoC/ASIC development, or embedded systems, Industrial... 
    Full time
    Work at office
    Local area
    Immediate start

    Globalfoundries

    Santa Clara, CA
    4 days ago
  • $250.6k - $362.6k

     ...~2,100 employees across 16 countries, we design the networking hardware for Enterprises and...  ...Execution: Develop and manage SoC execution schedules, tracking critical milestones...  ...Design, Circuit Design, DFT, and integration engineers.Cross-Functional Collaboration: Maintain... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    11 hours ago
  • $140k - $260k

     ....This is an opportunity to join a dynamic and growing team of engineers developing extremely high-speed wireline communications transceivers...  ...techniques. The candidate will collaborate with analog designers, digital designers, applications engineers, and marketing specialists... 
    Full time
    Work at office

    Cadence Design Systems

    San Jose, CA
    11 hours ago
  •  ...electronics markets. Amphenol Corporation is one of the world’s largest designers and manufacturers of electrical, electronic and fiber optic...  .... RESPONSIBILITIES: ThePrincipal Signal Integrity Engineer will serve as a technical leader within the high speed copper... 
    Work at office
    Local area

    Amphenol TCS

    Santa Clara, CA
    more than 2 months ago
  • $140k - $200k

     ...Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with...  ..., including synthesizable implementations, with guidance from engineers experienced in these flows. Lead DSP software and model... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Santa Clara, CA
    10 days ago
  •  ...position.  As a member of the IP Digital Design Methodology team, you will work with...  ...are an experienced ASIC Digital Signoff Engineer with a deep passion for developing cutting...  ...skills in high-speed digital IP cores and/or SOCs development. You have a solid... 

    Synopsys Inc

    Sunnyvale, CA
    more than 2 months ago
  • $216.09k - $220k

     ...filing the permanent labor certification application. Position With: Innophase IOT, Inc. Position Title : Principal Engineer, PHY/MAC Design Rate of pay : $216,091- $220,000 per year Location : San Jose, CA Job duties : Develop end-... 
    Permanent employment
    Full time
    Work at office

    InnoPhase IoT

    San Jose, CA
    4 days ago
  • $139.9k - $274.8k

     ...Overview Join to apply for the Principal Design Engineer role at Microsoft . Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering...  ...working on Artificial Intelligence (AI) / Machine Learning (ML) SoCs Working knowledge of writing assertions, coverage and... 
    Work at office
    Local area
    Worldwide

    Microsoft Corporation

    Mountain View, CA
    1 day ago
  • $190k - $230k

     ...- $230,000.00 Salary/year, Job Purpose: Navitas Semiconductor is seeking a highly motivated and experienced analog / power IC design engineer to lead the architecture, design, and silicon execution of next-generation power management ICs. This role is hands-on and technical... 
    Full time

    Navitas Semiconductor

    San Jose, CA
    11 hours ago
  • $176k - $298k

     ...Responsibilities Design and optimize TSV (Through-Silicon Via) interface circuits connecting memory die to logic die including...  ...limitations. Qualifications BS or MS in Electrical Engineering with 8+ years of relevant experience in memory circuit design,... 
    Local area

    1000 Micron Technology, Inc.

    San Jose, CA
    5 days ago
  • $145k - $298k

     ...Req ID: JR94425 Principal Design Engineer Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence... 
    Local area
    Relocation

    Micron Technology

    San Jose, CA
    5 days ago
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level... 

    ACL Digital

    San Jose, CA
    1 day ago
  •  ...Apple Inc. is seeking a SoC DRAM Memory Subsystem Validation Engineering Program Manager to drive memory subsystem readiness for custom SoCs. You will...  ...interfacing between DRAM architecture, Memory Controller Design, DV, and SoC teams. You will help craft the DRAM... 

    Jobleads-US

    Cupertino, CA
    2 days ago
  •  ...you to apply for this job.Job DescriptionIn this highly visible role as Senior Hardware Engineer, you will Drive product from concept to productionBe actively involved in system design on embedded computing system productsCreate hardware specs and develop test... 

    Axiado Corporation

    San Jose, CA
    3 days ago
  •  ...Palo Alto Networks is seeking innovative engineers to design and develop security features for our next‑generation firewalls. As a key member of the Layer‑7 Security group, you will own focus areas, applying your programming skills to solve real‑world security problems... 

    Jobleads-US

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Engineer, SOC Design. Be the first to apply!