Senior Principal Physical Design Engineer (Top-Level Floorplanning & STA)
ACL Digital
We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture.
Requirement
- Advanced Chip Ownership: Proven track record of owning full-chip top-level integration, floorplanning, and hierarchical design
- Dual-Tool Fluency: Expert-level mastery of both Cadence Innovus and Synopsys Fusion Compiler
- Sign-off Expertise: Strong background in top-level SDC authoring, timing budgets, and EM/IR sign-off workflows
- Ecosystem Management: Exceptional collaboration skills to bridge technical gaps between internal block owners and external ASIC/IP vendors
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Principal Physical Design Engineer (Top-Level Floorplanning & STA) in San Jose, CA vacancy
$138k - $206k
...whose innovative designs are pushing the boundaries... ...complex system-level challenges posed... ...and software engineers to identify and address... ...Own the physical implementation of... ...including synthesis, floorplanning, placement, clock... ...timing analysis (STA), constraint development...SeniorFull timeWork at officeFlexible hoursNight shift- ...scalable photonic engines, Lumilens is... ...line of code, every design decision, every breakthrough... ...are seeking a Senior Physical Design Engineer... ...with RTL, STA, IP, and verification... ...‑chip and block‑level physical... ...implementation, including floorplanning, placement, CTS,...Senior
Lumilens
San Jose, CA2 days ago $150k - $170k
...) Semiconductor and Engineering Talent Acquisition Professional... ...!!! Position: Sr. Physical Design Engineer (eInfochips... ..., including top-level floorplanning, design partitioning... ...signoff (DRC, LVS, STA, EMIR). Own and drive... ...EEO/AAP policy). Seniority level Mid-Senior level...SuggestedFull timeTemporary workWork at officeEinfochips
San Jose, CA4 days ago$135.9k - $201.13k
...Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you... ...verification, physical design, and systems... ..., and PHY level innovations. This... ....Partner with STA and PNR teams to... ...closure, floorplanning, congestion analysis... ...subsystems and top‑level assemblies...SeniorPermanent employmentFull timeInternshipWork from homeMarvell
Santa Clara, CA1 day ago$136k - $218.5k
...We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing... ...CPUs, GPUs, LPUs and SoCs at block level, cluster level, and/or full chip level... ...tapeout through logic synthesis, floorplanning, placement, clock-tree synthesis,...SeniorFull time$82.08k - $193.44k
...At Capgemini Engineering, the world leader in engineering... ...considering As a Physical Design Engineer , you will work... ...both chip and block levels. Collaborate with... ...experience and skills, Seniority and performance, Market... ...hired at or near the top of the posted compensation...SeniorFull timeLocal areaCapgemini
Santa Clara, CAmore than 2 months ago- ...Technologies group, you’ll help design and manufacture our... ...a mix of strategic engineering along with hands-on experience in physical design and large chip... ...different domains like top, STA, block PnR. Lead and... ...more of the following: floorplanning partitions, conducting...Temporary work
Apple
Santa Clara, CA2 days ago - ...Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops... ...are seeking an experienced Senior SoC/ASIC Physical Design Engineer... ...PD execution: Handle block-level and top-level implementation—... ...signoff requirements, including STA, noise analysis, LEC,...Full timeH1bVisa sponsorshipRelocation package
Gyga Force Co
San Jose, CA4 days ago $2,000 per month
...hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining... ...for exceptional Physical Design engineers to join our... ...role, you will own block-level implementation and verification... ...formal verification, floorplanning, placement, CTS,...Work at officeRelocation packageEtched.ai, Inc.
San Jose, CA2 days ago$133.2k - $192.83k
## Physical Design EngineerApplylocations: San Jose, California... ...a **Physical Design Engineer** to join our Silicon... ...Perform full-chip and block-level physical design... ...including synthesis, floorplanning, power planning, place... ...static timing analysis (STA) and resolve setup, hold...Local areaShift workAltera
San Jose, CA2 days ago- ...Job Title Physical Design Engineer Location Sunnyvale, CA OR Austin... ...Engineer to work at block level and/or top level for high-performance... ...VLSI design flow, including floorplanning, placement, clock tree... ...using static timing analysis (STA). Power & IR Drop...
I-Flow
Sunnyvale, CA2 days ago $2,000 per month
...intelligence. We co-design chips, racks,... ...of millions from top-tier investors and... ...staffed by leading engineers, Etched is redefining... ...looking for exceptional Physical Design engineers... ...will own block-level implementation and... ...verification, floorplanning, placement, CTS,...Work at officeRelocation packageThe Consensus
San Jose, CA2 days ago$300k - $400k
...Staff ASIC Engineer (Physical Design OR STA)Total package up to $400k (Base up to $200... ...early, and collaborating with top-tier engineering teams to... ...you will work closely with senior engineers and internal teams... ...from 15-30% (depending on your level)VERY generous stocks!...CyberCoders
San Jose, CA2 hours ago$210k - $250k
...first silicon and system designed from the ground up for... ...and has a world-class engineering team with decades of... ...Define the Physical Assembly of SOC. Involving... ...such as P&R, timing, floorplan, clocking, electrical... ...Design and architect top level and block level floor...Eridu Corporation
Saratoga, CA2 days ago- ...NVIDIA Corporation is seeking a Senior Physical Design and Timing Engineer to lead high-frequency and low-power design across CPUs, GPUs, LPUs and SoCs. The role emphasizes RTL-to-tapeout, floorplanning, and ECO troubleshooting with cross-functional collaboration across...Senior
$100k
...contributors of all seniorities. Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives... ...with organization-level technical leadership... ...spanning synthesis, floorplanning, power planning, place... ..., CTS, extraction, STA, SI, EM/IR, and...Full timeRemote workTenstorrent
Santa Clara, CA15 days ago- ...logistics, data center design and construction,... ...specialized Senior Design Engineer with deep... ...performance. Physical Design Infrastructure... ...OpenROAD, focusing on floorplanning, placement,... ...Intimate, production-level familiarity with... ...and/or parental sta tus, religion, political...SeniorFull timeLocal area
Bitdeer Technologies Group
San Jose, CAmore than 2 months ago - .... We combine deep engineering expertise with global-scale... ..., and operate at that level. Join us and let’s... ...RESPONSIBILITIES: Designer will be responsible for... ...level routing and top level chip routing Knowledge... ...partnership status), physical disability, mental...PrincipalSeniorTemporary workImmediate startRemote workWorldwideFlexible hoursShift work
$180k - $255k
...The RTL design team builds the... ...closure with physical design. About... ...looking for a Principal RTL Design Engineer to own the microarchitecture... .... This is a senior individual... ...: synthesis, STA, critical-path... ...and gate-level failures... ...constraints, including floorplan, congestion,...PrincipalFull timeTemporary workLocal areaWorldwideFlexible hours- ...Synopsys is the leader in engineering solutions from silicon... ...-leading silicon design, IP, simulation and analysis... ...of advanced-node physical design, where a 50ps timing... ...you made during floorplanning or a clock-tree strategy... ..., subsystem, or chip-level environments ~ Deep...Senior
Synopsys Inc
Sunnyvale, CA4 days ago $125.7k - $203.1k
...full product development—from design to qualification to... ...digital world. Your Impact As a Physical Design Engineer, you will play a key role in... ...Perform static timing analysis (STA), setup reviews, and sign-... ...performance-based incentive pay on top of their base salary, which...Full timeTemporary workWork experience placementInternshipLocal areaFlexible hoursCISCO Systems
San Jose, CA1 day ago$190k - $230k
...motivated and experienced analog / power IC design engineer to lead the architecture, design,... ...management ICs from transistor-level blocks to full top-level integration. Define and evaluate... ...methodologies. Guide and review physical layout and floor planning, providing...PrincipalFull timeNavitas Semiconductor
San Jose, CA4 days ago$141.91k - $269.1k
...portfolio, a world-class design ecosystem, and an... ...Government (ADG) - The Senior DFT Logic Design Engineer provides technical... ...documentation for block level and SOC level.Support... ...in identifying top candidates.Minimum QualificationsUS... ...in working with physical designers on DFT/DFM...SeniorFull timeInternshipLocal areaImmediate startShift workIntel
Santa Clara, CA2 hours ago$115.6k - $150.5k
...technology leadership, systems-level expertise and global... ...a Staff Power Amplifier (PA) Design Engineer, you will be involved in the... ...systems engineers to optimize top-level module performance.... ...subject to change dependent on physical location) Posted salary ranges...SeniorQorvo
San Jose, CA2 days ago$176k - $298k
...Responsibilities Design and optimize TSV (... ...met within the datapath floorplan. Collaborate with project... ...or MS in Electrical Engineering with 8+ years of... ...Preferred: Experience at chip level PDN optimization.... ...delivery network design, physical design. Benefits...PrincipalLocal area1000 Micron Technology, Inc.
San Jose, CA4 days ago- ## Physical Design Engineer II (IC)Applylocations: US-CA-San Jose, Californiatime type: Full timeposted... ...Responsibilities:*** **Execute synthesis, PNR, and STA for assigned partitions of ASIC chip... ...experience, education, and/or skill level. The pay ratio between base pay and...Hourly payFull timeWork experience placement
Arrow ECS
San Jose, CA3 days ago - ...We are looking for a Physical Design Engineer with strong expertise in Place &... ...Responsibilities Drive block-level physical design... ...netlist to GDSII. Perform floorplanning, power planning, placement,... ...timing constraints (SDC) and STA signoff methodologies. Perform...
Proxelera PVT LTD
Mountain View, CA1 day ago - ...-site/Hybrid Required Skills ~5+ years of experience in physical design. ~ A good grasp of RTL2GDS flow and design tapeouts in 3nm... ...Experience with custom or regular clock tree synthesis (block or top level) and techniques to reduce clock power. ~ Experience with...
INA Solution
San Jose, CA2 days ago - ...will lead and contribute to advanced-node physical design for complex ASIC and SoC products,... ...optimization across block, subsystem, and chip-level designs. Working closely with architecture, RTL, CAD, technology, and product engineering teams, you will help deliver high-...Senior
Advanced Micro Devices , Inc.
Santa Clara, CA1 day ago $161k - $299k
...technology. Why Cadence? — Design for AI. AI for... ...software engines and algorithms behind next‑generation physical synthesis, helping... ...are looking for a Senior / Staff Software Engineer... ...programming and low‑level performance profiling... ...static timing analysis (STA), routing, or...PrincipalSenior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Principal Physical Design Engineer (Top-Level Floorplanning & STA). Be the first to apply!
Related searches
- principal developer San Jose, CA
- senior director engineering San Jose, CA
- director of product engineering San Jose, CA
- data center chief engineer San Jose, CA
- engineering director San Jose, CA
- principal network engineer San Jose, CA
- hotel chief engineer San Jose, CA
- principal cloud engineer San Jose, CA
- principal infrastructure engineer San Jose, CA
- senior principal engineer San Jose, CA