Senior Principal Physical Design Engineer (Top-Level Floorplanning & STA)
ACL Digital
We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level integration, floorplanning, and hierarchical design Dual-Tool Fluency: Expert-level mastery of both Cadence Innovus and Synopsys Fusion Compiler Sign-off Expertise: Strong background in top-level SDC authoring, timing budgets, and EM/IR sign-off workflows Ecosystem Management: Exceptional collaboration skills to bridge technical gaps between internal block owners and external ASIC/IP vendors #J-18808-Ljbffr
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Principal Physical Design Engineer (Top-Level Floorplanning & STA) in San Jose, CA vacancy
$168k - $264.5k
...looking for best-in‑class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to... ...projects along with chip floorplan, power and clock distribution... ...design approach, top-down design, budgeting, timing... ...00 USD - 264,500 USD for Level 4, and 196,000 USD - 310,...Senior$120k - $220k
...fundamentally change the design, economics,... ...highly experienced Senior Physical Design Engineer to join our ASIC implementation... ...implementation from floorplanning through GDSII sign-... ...with the STA team to analyze and... ...and analog IP into top-level designs • Analyze...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shift$181.1k - $318.4k
...products!Apple’s Silicon Engineering Group (SEG) is hiring... ...engineers for CPU block-level physical design. Description As a CPU... ...work with x-functional top-level teams on the aspects of CPU floorplan, timing, power, reliability... ...logic Synthesis, PnR, STA and Power analysis...SuggestedRelocationApple
Santa Clara, CA3 days ago$150k - $170k
...) Semiconductor and Engineering Talent Acquisition Professional... ...!!! Position: Sr. Physical Design Engineer (eInfochips... ..., including top-level floorplanning, design partitioning... ...signoff (DRC, LVS, STA, EMIR). Own and drive... ...EEO/AAP policy). Seniority level Mid-Senior level...SuggestedFull timeTemporary workWork at officeEinfochips
San Jose, CA4 days ago$108k - $167.5k
...As a Senior Physical Design Engineer, you will be responsible for the physical design implementation PnR run... ...debugging & data analysis, scripting, STA or timing analysis. You will be reporting... ...-to-GDS flow including block/soc-level placement, clock tree synthesis, routing...SeniorInternshipWork at officeFlexible hoursTSMC - Taiwan Semiconductor Manufacturing Company Limited
San Jose, CA3 days ago$168k - $264.5k
...doing: Developing innovative physical design methodologies for implementation... ...MS in Electrical or Computer Engineering (or equivalent experience).... .... Strong background in STA, extraction, timing and RC correlation... ...68,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500...Senior$136k - $218.5k
We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team.... ...CPUs, GPUs, LPUs and SoCs at block level, cluster level, and/or full chip level... .../sub-chip Static Timing Analysis (STA), timing constraints generation and...SeniorShift work$140k - $170k
...0,000 Credo is engineering the future of high... ...a systems-level approach to connectivity... ...Cables(AECs) all designed for maximum... ...the Role As a Senior Physical Design Engineer,... ...Lead and drive top-level, IP, and block... ...automation, chip floorplanning, power/clock distribution...SeniorLocal area$174k - $352.5k
This role has been designed as ‘Hybrid’ with an expectation that you will work... ...with HPE. Job Description SoC Top-Level & block-level Physical Design Engineer Responsibilities Implement... .../Pad placement. Build full chip floorplan, including pads/ports/bump placement...PrincipalWork experience placementWork at office2 days per week$200k - $351k
...Overview Functional Area: Engineering (ENG) Career Stream: Engineering (ENG) Role: Senior Principal (SPR) Job Title: Senior Principal, Design Engineering Job Code:... .... We work with 9 of the top 10 global internet service... ...design from rack level power distribution down...PrincipalSeniorLocal areaCelestica
San Jose, CA4 days ago- ...Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops... ...are seeking an experienced Senior SoC/ASIC Physical Design Engineer... ...PD execution: Handle block-level and top-level implementation—... ...signoff requirements, including STA, noise analysis, LEC,...Full timeH1bVisa sponsorshipRelocation package
Gyga Force Co
San Jose, CA4 days ago $136k - $218.5k
...clocks group is looking for a top-notch ASIC engineer to join the team. The Team... ...with the front design team to understand the clocking... ...end team to help craft the physical floorplan of the chip. The team explains... ...Understanding of system level artifacts like power,...SeniorWork experience placementNVIDIA
Santa Clara, CA3 days ago$136k - $218.5k
NVIDIA is seeking a Senior Physical Design and Timing Engineer in Santa Clara, California. You will drive the physical design and timing for our state-of... ...competitive salary range from 136,000 to 218,500 USD for Level 3 positions, depending on experience. Join us in our...Senior- Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI Physical Design... ...: Block-Level Physical Design: Floorplanning & Partitioning - Define... ...static timing analysis (STA) . Power & IR Drop... ...techniques . Top-Level Physical Design... ...connectivity and testability. Seniority level Mid-Senior...Full time
$170k - $230k
...Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)... ...steps (e.g. synthesis, floorplanning, power/ground grid... ...static timing analysis (STA), noise, logic... ...Physical Design Engineer/Senior: $170,000.00 - $230,0... ...per year Your actual level and base salary will...SeniorPermanent employmentTemporary workWorldwideWeekend work$163k - $237k
...Bachelor's degree in Electrical Engineering, Computer Engineering,... .... 8 years of experience with physical design flow and methodologies. Experience... ...in full-chip or block-level physical design. Experience with... ...extraction, low power verification, STA closure, and ECO flows....SeniorWorldwide$220k - $270k
...the world’s first 3D-stacked photonics engine, Passage™, capable of connecting thousands... ...light! About This Role We are hiring a Physical Design Timing Engineer to help drive backend... ...responsible for timing constraints development, STA and timing closure on leading edge CMOS...SeniorFull timeFlexible hours$100k
...for contributors of all seniorities. Tenstorrent is seeking a Physical Design Engineer to lead cross‑... ...at various experience levels for this role. During... ...across synthesis, P&R, STA, signoff, and hierarchical... ...methodologies, including floorplanning, synthesis, P&R, STA,...Permanent employment$126.8k - $190.9k
...forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group,... ...not limited to: Generate block/chip level static timing constraints. Build full... ...solid understanding of Extraction and STA methodology and tools Deep Understanding...RelocationApple
Cupertino, CA1 day ago$145.8k
...ESSENTIAL DUTIES AND RESPONSIBILITIES Designer will be responsible for the... ...include transistor level, block level and module level... ...planning, block level routing and top level chip routing. Knowledge... ...domestic partnership status), physical disability, mental disability,...PrincipalTemporary workImmediate startRemote workFlexible hoursShift workWestern Digital
San Jose, CA2 days ago$126.8k - $190.9k
A leading technology company is seeking a forward-thinking Physical Design Engineer in Cupertino, CA. The role includes contributing to all aspects of physical design, generating timing constraints, and developing high performance low power clock networks. Ideal candidates...Senior$100k - $166.75k
We are now looking for a ASIC Floorplan Design Engineer - NCG. NVIDIA is seeking a talented ASIC Floorplan... ...with architects, design leads, physical design leads and package leads, you will... ...range is 100,000 USD - 166,750 USD for Level 1, and 116,000 USD - 189,750 USD for...$116k - $189.75k
...for a motivated ASIC Timing Engineer to join our dynamic and growing... ...What you’ll be doing: Drive Physical Design and timing analysis and... ...CPUs, DPUs and SoCs at block level, cluster level, and/or full chip... ...and Static Timing Analysis (STA). Hands‑on experience in full...$2,000 per month
...intelligence. We co-design chips, racks,... ...of millions from top-tier investors and... ...staffed by leading engineers, Etched is redefining... ...looking for exceptional Physical Design engineers... ...will own block-level implementation and... ...verification, floorplanning, placement, CTS,...Work at officeRelocation package$190.61k - $269.1k
...accelerators. If you are an engineer with strong technical and... ...Overview You will develop logic design, register transfer level (RTL) coding, and... ...ensuring design integrity for physical implementation. Working closely... ..., integrate at top level, and deliver fully verified...SeniorLocal areaImmediate startShift work- Lightmatter is hiring a Physical Design Timing Engineer in Mountain View, California. You will help drive backend digital execution for photonics-based... .... Ideal candidates have extensive experience in ASIC STA, timing constraints development, and are adept with Cadence...Senior
- Creative Solutions Services, LLC seeks a Contract Product Design FEA Engineer in Cupertino, onsite. You will apply mechanics, materials and numerical... ...predict performance of new client products and drive system-level FEA simulations, collaborating with cross-functional design...SeniorContract work
- ...Position: Physical Design Engineer II (eInfochips Inc) Job Description: What You'll Be Doing: Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers, and...Full timeTemporary workWork at office
Arrow Electronics, Inc.
San Jose, CA8 hours ago - ...to scalable photonic engines, Lumilens is unlocking... ...Every line of code, every design decision, every... ...regulation Perform transistor-level design, simulation,... ...layout engineers on floorplanning, matching, isolation,... ...origin, ancestry, age, physical or mental disability,...PrincipalSeniorLocal areaFlexible hours
Lumilens
San Jose, CA4 days ago $248.4k
...Job Description We are seeking a Principal Design Engineer, passionate individual with technical leadership... ...and debug) methodology on IP and chip level Ability to debug complex issues with... ...and benchmarking The ability to stay on top of latest advancements in technology, design...PrincipalNight shiftLattice Semiconductor
San Jose, CA1 day ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Principal Physical Design Engineer (Top-Level Floorplanning & STA). Be the first to apply!
Related searches
- senior principal engineer San Jose, CA
- general engineer San Jose, CA
- principal engineer San Jose, CA
- director of product engineering San Jose, CA
- data center chief engineer San Jose, CA
- chief engineer San Jose, CA
- chief design engineer San Jose, CA
- hotel chief engineer San Jose, CA
- senior civil engineer project manager San Jose, CA
- director software engineering San Jose, CA