Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC DFT Engineer - Silicon & Post-Silicon Bring-Up

Latent AI

SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating with cross-functional teams. Qualified candidates must hold a bachelor’s degree in a relevant field and have over 5 years of experience in DFT engineering. This position offers a competitive salary and comprehensive benefits. #J-18808-Ljbffr Latent AI

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior ASIC DFT Engineer - Silicon & Post-Silicon Bring-Up in Sunnyvale, CA vacancy
  • $163k - $237k

    Work with multi-disciplined and multi-site teams of DFT engineers, RTL, Physical Designer Engineers, SOC DFT and Product Engineering...  ...verification, tape-out (TO) signoff, pattern delivery, and post-silicon bring-up and debug.Minimum qualifications:Bachelor's degree in Electrical... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $175k - $280k

     ...enabling human life on Mars.SR. ASIC DFT ENGINEER (SILICON ENGINEERING)At SpaceX we’re...  ..., and the software that brings it all together. We’ve only...  ...and validate DFT patterns for post-silicon bringup and also help...  ...:Pay Range:DFT Engineer/Senior: $175,000.00 - $280,000.00/per... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    18 hours ago
  • SpaceX is seeking a Sr. ASIC DFT Engineer to develop advanced ASICs for space and ground infrastructures. This role involves optimizing DFT architectures and collaborating with various engineering teams to enhance the Starlink network's capabilities. Ideal candidates will... 
    Senior

    SpaceX

    Sunnyvale, CA
    1 day ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is seeking a SR. ASIC DFT ENGINEER to develop next-generation ASICs for Starlink, enhancing global internet connectivity. The ideal candidate has a Bachelor’s degree in electrical engineering and at least 5 years of experience in semiconductor... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    1 day ago
  •  ...goal of enabling human life on Mars.ASIC/SOC DFT ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging...  ...minutes of unboxing, and the software that brings it all together. We’ve only begun to...  ...ATPG content for use in post-silicon testing and validating that content... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    3 days ago
  • $183k - $247.6k

     ...communities around the world.As a Senior Digital ATE Test Engineer, you will be a key...  ...will partner closely with DFT, ASIC design, and manufacturing...  ...initial pattern conversion and silicon bring-up through high-volume...  ..., redundancy schemes, and post-programming reliability validation... 
    Senior
    Permanent employment
    Local area
    Flexible hours

    Amazon

    Sunnyvale, CA
    2 days ago
  •  ...seeking a Design for Test Engineer to join our chip design...  ..., validate, and deploy DFT solutions for digital,...  ...design, and QA to bring products to market. You...  ...automation, and support silicon bring-up in a fast-paced...  ...environment. A strong ASIC pre-silicon background... 
    Senior

    Lightmatter

    Mountain View, CA
    1 day ago
  • NVIDIA Corporation is seeking a Senior Product Development Engineer in Santa Clara, CA. You will lead wafer-level and package-level NPI bring-up for silicon programs. The role requires strong analytical skills and over 5 years of relevant experience. Candidates should... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  • $120k - $400k

    A leading tech company in Mountain View is looking for an ASIC/SOC Silicon Physical Design Engineer. This role involves developing high-performance silicon, including challenges in block, subsystem, and chip-level designs. Candidates need a Bachelor's in Electrical Engineering... 
    Senior

    MatX

    Mountain View, CA
    3 days ago
  • QFocus Technologies LLC seeks a Senior DFT Engineer to define, architect, and execute robust Design...  ...strategies for high-performance SoCs/ASICs. You will collaborate with front-end,...  ...and optimization, and support post-silicon bring-up while ensuring production test readiness... 
    Senior

    QFocus Technologies LLC

    Sunnyvale, CA
    2 days ago
  • $163k - $237k

     ...Mentor and guide junior verification engineers on design verification (DV) engineering...  ...verification of SOCs, pre-silicon analysis and post-silicon correlation.Experience with scripting...  ...performance, efficiency, and integration.As an Senior ASIC Design Verification Engineer, you... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    22 hours ago
  • $168k - $264.5k

     ...existing and new silicon, analyzing return...  ...and driving feature bring-up plans. Lead system...  .../board designers, ASIC, and operations...  ...Electrical or Computer Engineering (or equivalent...  ...understanding of DFT architecture. Direct...  ...9, 2026. This posting is for an existing... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA silicon runs the world's AI infrastructure. The frequency it...  .... They use your numbers. The engineers who do this well are rare....  ...tradeoffs across architecture, VLSI, ASIC, firmware, and product teams....  ...years with hands-on silicon: bring-up, post-silicon speed validation,... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • SpaceX is seeking a Principal DFT Engineer (Silicon Engineering) to lead DFT architecture design for next-generation ASICs used in Starlink and space systems. You will collaborate with cross-disciplinary teams across systems, firmware, design, validation, and ASIC implementation... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    1 day ago
  • A technology company in Mountain View is seeking a Silicon Design-For-Test (DFT) engineer responsible for implementing DFT functions in high-performance silicon. The successful candidate will design functional test solutions, integrate DFT features, and collaborate with... 

    MatX

    Mountain View, CA
    1 day ago
  • $173.28k - $259.6k

     ...next generation data center ASIC and SoC products spanning a diverse...  ...product lifecycle from early silicon bring up through system level...  ...Ethernet, JEDEC DDR).• Lead post‑silicon bring‑up, functional...  ...Computer Science, Electrical Engineering or related fields and 15+ years... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    22 hours ago
  • $168k - $264.5k

     ...NVIDIA is seeking passionate Senior Silicon Validation Engineers to validate the world’s...  ...verification, implementation and post silicon validation of state...  ...bridge your knowledge to bring-up and productizationManage...  ...multi-functionally with ASIC, SW, System, Characterization... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...boundary of architecture, silicon, firmware, software,...  ...efficiency, reliability, bring-up speed, and...  .... We're looking for an engineer who reasons from first...  ...proven track record in post-silicon bring-up and validation...  ...features on sophisticated ASIC or SoC programs.Strong... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $127.63k - $191.2k

     ...next generation data center ASIC and SoC products spanning a diverse...  ...product lifecycle from early silicon bring up through system level...  ...testing.What You Can Expect• Lead post‑silicon validation,...  ...Computer Science, Electrical Engineering, or a related field with 5-15... 
    Senior
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  • $159.2k - $215.3k

     ...world.Come work at Amazon!The Role:As Senior Silicon ATE Development Test Engineer, you will engage with an experienced...  ....- Convert test patterns from the DFT team into tester-suitable formats (e...  ...timing and repeatability.- Work with ASIC design teams ensure the test... 
    Senior
    Permanent employment
    Local area
    Flexible hours

    Amazon

    Sunnyvale, CA
    2 days ago
  • $175k - $280k

     ...enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’...  ..., and the software that brings it all together. We’ve...  ...verification, chip bring-up and post-silicon validationBe a...  ...Verification Engineer /Senior: $175,000.00 - $280,000.00... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  • SpaceX is seeking a Sr. Technical Project Lead (Silicon Engineering) to manage complex silicon programs for Starlink. You will work with systems, firmware, architecture, validation, product engineering, ASIC implementation teams to deliver next‑generation ASICs for space... 
    Senior

    SpaceX

    Palo Alto, CA
    2 days ago
  • $168k - $264.5k

     ...consequential parts of every silicon program we ship. GDDR,...  ...depend on!We are hiring a Senior Memory Qualification Engineer inside the Silicon Co-Design...  ...own high-speed memory bring-up, characterization, and...  ...memory features into targeted post-Si validation plans, and feed... 
    Senior
    Full time
    Immediate start
    Flexible hours
    Shift work

    Nvidia

    Santa Clara, CA
    18 hours ago
  • $175k - $275k

     ...role, you will be responsible for bringing up and optimizing Cerebras’s Wafer Scale Engine (WSE). Suitable candidates will...  ...infrastructure to enable silicon for real‑world workload testing...  ...of experience in pre‑silicon & post‑silicon ASIC hardware ~ Good understanding... 
    Senior
    Work experience placement

    Cerebras Systems, Inc.

    Sunnyvale, CA
    1 day ago
  • A leading aerospace manufacturer seeks a Principal DFT Engineer to optimize DFT architectures for next-generation ASICs. The role involves collaboration with cross-disciplinary teams and requires over 10 years of ASIC experience and a bachelor's degree in engineering.... 
    Senior

    SpaceX

    Sunnyvale, CA
    1 day ago
  • $120k - $275k

     ...integrated full-stack solutions from silicon to systems including hardware...  ...a Silicon Design-For-Test (DFT) engineer to join our team as we create...  ...loading flows for PHY bring-up and test — including SPI/JTAG...  ...agencies in response to job postings. No fee will be paid to third... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago
  •  ...Our client is looking Senior DFT Engineer [ATPG , MBIST, IO Test, Clock Verification...  ...high coverage, yield, and silicon reliability. The engineer...  ...pattern simulation, silicon bring up, manufacturing test debug...  ...in DFT and ATPG for SoC or ASIC designs • Strong... 
    Senior
    Full time

    Lorven Technologies

    Santa Clara, CA
    4 days ago
  • $183k - $247.6k

    The Amazon Devices team designs and engineers high-profile consumer electronics, including...  ...for defining the emulation bring up environment for ASIC and system level emulation. You will...  ...teams including RTL, verification and silicon validation engineers to validate designs... 
    Senior
    Work experience placement
    Local area
    Flexible hours

    Amazon

    Sunnyvale, CA
    18 hours ago
  • $168k - $264.5k

     ...seeking an outstanding candidate for Silicon Reliability Engineer to drive and utilize cutting edge technologies...  ...out new products and support product bring-ups and quals.Perform wearout...  ...at least until July 27, 2026.This posting is for an existing vacancy. NVIDIA uses... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $232k - $368k

     ...impact on the world.We are seeking a Senior Manager to lead post-silicon bring-up and productization for complex,...  ..., boards, systems, test, product engineering, and operations to achieve bring-up...  ...productization for complex SoCs, GPUs, ASICs, or systems.Proven experience... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC DFT Engineer - Silicon & Post-Silicon Bring-Up. Be the first to apply!