Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. ASIC DFT Engineer (Silicon)

$135k - $160k

SPACE EXPLORATION TECHNOLOGIES CORP

SpaceX SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

SR. ASIC DFT ENGINEER (SILICON ENGINEERING)

At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best‑in‑class engineers to help maximize Starlink’s utility for communities and businesses around the globe. We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world‑class cross‑disciplinary teams (systems, firmware, architecture, design, validation, product engineering and ASIC implementation). In this role, you will be developing next‑generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting‑edge solutions that will expand the performance and capabilities of the Starlink network.

RESPONSIBILITIES

Implement and optimize DFT architectures, including scan insertion, compression/decompression logic, memory BIST, and logic BIST, leveraging Siemens Tessent tools Integration and verification of Design for Test (DFT) IPs and fabrics within Subsystems Set up and run Automatic Test Pattern Generation (ATPG) tools and methodologies, including generating patterns for stuck‑at, transition, and path delay fault models, while focusing on pattern compression, diagnosis, and hierarchical test flows. Run and debug non‑timing and SDF annotated gate‑level simulations Create and validate DFT patterns for post‑silicon bringup and also help with ATE debug through all cycles of silicon characterization Develop test scripts, automate processes, and analyze data using programming languages such as Perl, Python, Tcl, or C++

BASIC QUALIFICATIONS

Bachelor’s degree in electrical engineering, computer engineering, or physics 5+ years of experience in semiconductor Design For Test (DFT) engineering, post‑silicon validation, and/or production testing

PREFERRED SKILLS AND EXPERIENCE

Master’s or PhD in electrical engineering, computer engineering, physics, or related engineering field Extensive experience in post‑silicon bringup, including silicon debug, failure analysis, and yield optimization on complex SoCs or ASICs Hands‑on experience with Automated Test Equipment (ATE) platforms (e.g., Teradyne, Advantest) for high‑volume manufacturing test development and debug Experience collaborating with cross‑functional teams (e.g., design, verification, and manufacturing) to ensure DFT features meet production requirements, utilizing Siemens Tessent workflows Knowledge of industry standards for testability (e.g., IEEE 1500, 1687) and experience with low‑power DFT techniques using Siemens Tessent Experience with In‑System Test (IST), boundary scan (IEEE 1149.1), functional testing in embedded systems, or board‑level diagnostics, preferably using Siemens Tessent tools Hands‑on experience with Tessent Streaming Scan Network Experience with cell‑aware fault models in ATPG Excellent problem‑solving skills, with the ability to analyze complex test failures and implement corrective actions Strong communication skills for documenting test strategies, reporting results, and presenting to stakeholders Ability to work in a fast‑paced environment, handling multiple projects and adapting to evolving technology nodes (e.g., 7nm and below)

ADDITIONAL REQUIREMENTS

Ability to work extended hours and weekends as needed to meet critical milestones

COMPENSATION AND BENEFITS

Pay Range: Level 1: $135,000 – $160,000 Level 2: $155,000 – $185,000 Your actual level and base salary will be determined on a case‑by‑case basis and may vary based on the following considerations: job‑related knowledge and skills, education, and experience. Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long‑term incentives, in the form of company stock or long‑term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short and long‑term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation and will be eligible for 10 or more paid holidays per year. Employees accrue paid sick leave pursuant to Company policy which satisfies or exceeds the accrual, carryover, and use requirements of the law. To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.

EQUAL OPPORTUNITY EMPLOYER STATEMENT

SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status. #J-18808-Ljbffr SPACE EXPLORATION TECHNOLOGIES CORP

Vacancy posted 14 hours ago
Similar jobs that could be interesting for youBased on the Sr. ASIC DFT Engineer (Silicon) in Sunnyvale, CA vacancy
  • SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating... 
    Senior

    Latent AI

    Sunnyvale, CA
    3 days ago
  • SpaceX is seeking a Sr. ASIC DFT Engineer to develop advanced ASICs for space and ground infrastructures. This role involves optimizing DFT architectures and collaborating with various engineering teams to enhance the Starlink network's capabilities. Ideal candidates will... 
    Senior

    SpaceX

    Sunnyvale, CA
    1 day ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is seeking a SR. ASIC DFT ENGINEER to develop next-generation ASICs for Starlink, enhancing global internet connectivity. The ideal candidate has a Bachelor’s degree in electrical engineering and at least 5 years of experience in semiconductor... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    1 day ago
  • $142.2k - $213.4k

    A leading tech company is seeking a DFT Engineer to work closely with chip architects and designers on mixed signal and digital VLSI designs...  .... Ideal candidates will have extensive experience in digital ASIC design, proficiency in Verilog or VHDL, and expertise with Mentor... 
    Senior

    Qualcomm

    Santa Clara, CA
    5 days ago
  • L&T Technology Services Limited is seeking an experienced engineer with over 5 years of hands-on expertise in DFT and ATPG for SoC or ASIC designs. The candidate should have a strong understanding of DFT fundamentals, including controllability, observability, and scan-... 
    Senior

    L&T Technology Services Limited.

    Santa Clara, CA
    2 days ago
  • A leading aerospace company is looking for a Principal DFT Engineer in Sunnyvale, CA, to lead the design and optimization of DFT architectures for advanced ASICs. The role involves collaborating with cross-disciplinary teams and ensuring efficient test methodologies for... 

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    5 days ago
  •  ...Santa Clara for a role focusing on timing analysis and closure for DFT logic across its chips, including GPUs, CPUs, and SoCs. The...  ...and a minimum of 5 years of experience in Electrical or Computer Engineering. You will collaborate across teams to drive timing constraints... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $180k - $250k

    Eridu Corporation is seeking a Senior ASIC Diagnostics Engineer in Saratoga, California. The ideal candidate will drive post-silicon bring-up and debug high-performance ASICs while building diagnostic tools and frameworks. The candidate should hold a Bachelor's degree... 
    Senior

    Eridu Corporation

    Saratoga, CA
    5 days ago
  • A leading aerospace manufacturer seeks a Principal DFT Engineer to optimize DFT architectures for next-generation ASICs. The role involves collaboration with cross-disciplinary teams and requires over 10 years of ASIC experience and a bachelor's degree in engineering.... 
    Senior

    SpaceX

    Sunnyvale, CA
    4 days ago
  • $136k - $218.5k

    Responsibilities Drive timing analysis and closure for DFT logic on all Nvidia chips (GPUs/CPUs/DPUs/LPUs/SoCs) at all hierarchical...  ...BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years’ experience or MS (or equivalent experience) with... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $170k - $230k

    Sr. Full Chip Physical Verification Engineer (Silicon Engineering) Sunnyvale, CA SpaceX is actively developing technologies...  ...or computer science. 5+ years of ASIC and/or physical design flow...  ...grid generation, pin assignment, DFT, partition hardening, special clock... 
    Senior
    Temporary work
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    3 days ago
  • $136k - $218.5k

    ## Senior LPU ASIC EngineerApplylocations: US, CA, Remote: US, NC, Remote:...  ...computing, we seek a Senior LPU ASIC Engineer to contribute to our outstanding...  ...and ECO generation to ensure robust silicon integrity and timing closure.* DFT & Block-Level Integration: Skilled... 
    Senior
    Remote work

    NVIDIA Corporation

    Santa Clara, CA
    4 days ago
  •  ...Description What You Can Expect We are looking for a Senior Staff DFT Engineer with hands-on experience in scan-based DFT implementation,...  ...teams to resolve scan-related challenges Support pre-silicon DFT signoff and post-silicon pattern bring-up and debug Assist... 
    Senior
    Shift work

    PHIZENIX

    Santa Clara, CA
    1 day ago
  •  ...pioneering technology firm in Sunnyvale, CA is seeking an ASIC Design Verification Engineer to ensure the functional correctness of high-speed low-...  ...failures. This role is essential in driving innovation for cutting-edge silicon photonics solutions. #J-18808-Ljbffr Avicena Inc.
    Senior

    Avicena Inc.

    Sunnyvale, CA
    1 day ago
  • $138k - $198k

    A leading tech company is seeking a Silicon Design Verification Engineer for Quantum AI in Mountain View, CA. This role focuses on complex ASIC design verification, collaborating with engineers to drive innovation in quantum computing. Candidates should have a relevant... 

    Google Inc.

    Mountain View, CA
    1 day ago
  • $163k - $237k

    A leading technology company is seeking a DFT Engineer in Sunnyvale, CA. In this role, you'll define and implement advanced Design-for-Test...  ...your expertise in DFT architecture and work on custom silicon solutions. The position offers a competitive salary range of $... 

    Google Inc.

    Sunnyvale, CA
    1 day ago
  • A technology company in Mountain View is seeking a Silicon Design-For-Test (DFT) engineer responsible for implementing DFT functions in high-performance silicon. The successful candidate will design functional test solutions, integrate DFT features, and collaborate with... 

    MatX

    Mountain View, CA
    4 days ago
  • $65k - $98k

    UST is looking for a DFT Engineer - Associate III to work on Semiconductor Product Validation in Santa Clara, CA. The ideal candidate will have over 5 years of experience in DFT for ASIC/SoC development, a strong understanding of scan design and ATPG, and hands-on experience... 

    UST

    Santa Clara, CA
    2 days ago
  • $120k - $220k

     ...We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design team. In this...  ...ensure robust testability and quality of our silicon from early design stages through...  ...Design-for-Test (DFT) for complex digital ASICs or SoCs • Hands-on experience with industry... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    12 days ago
  • $170k - $230k

     ...with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our...  ...CMOS analog circuit and physical design Knowledge of DFT/Scan/MBIST/LBIST and understanding of their impact on... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    jobr.pro

    Sunnyvale, CA
    2 days ago
  • Senior ASIC Design Engineer - AMD NTSG At AMD, our mission is to build great products that accelerate next‑generation computing experiences—from...  ...design design reviews implementation support tapeout silicon bring‑up production ramp and mass deployment support Collaborate... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    2 days ago
  •  ...based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key...  ...experience in ASIC design, low power strategies, and silicon debug. This role offers a competitive salary and benefits package... 
    Senior

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $120k - $200k

     ...are developing vertically integrated full‑stack solutions from silicon to systems, including hardware and software, to train and run...  ...workloads for AGI. MatX is seeking a Silicon Design‑For‑Test (DFT) engineer to join our team as we create best‑in‑class silicon for high‑performance... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  •  ...Responsible for developing test strategy and DFT (Design-for-Test) solutions for ASICs and 2.5D SiP (System-in-Package)...  ...* Work closely with component engineers to resolve high DPPM ASIC issues at...  ...on ASIC DFT implementation, post-silicon validation, debug, and diagnostic integration... 
    Contract work
    Local area

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    2 days ago
  • $210k - $280k

     ...the ultimate goal of enabling human life on Mars. PRINCIPAL DFT ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in...  ..., architecture, design, validation, product engineering and ASIC implementation). In this role, you will be developing next-generation... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Sunnyvale, CA
    4 days ago
  • $204k - $259k

    Senior Power Engineer, ASIC at Waymo - Mountain View, CA, USA Waymo is an autonomous driving technology company with the mission to be the...  ...our mission, we architect and create high‑performance custom silicon; we develop system‑level compute architectures that push the... 
    Senior
    Full time
    Remote work

    Victrays

    Mountain View, CA
    4 days ago
  •  ...future of data centers. nEye’s MEMS-based silicon photonics optical circuit switches (OCS)...  ...skilled and experienced Packaging Design Engineer to own bump-bond, die-attach, adhesive,...  ..., underfill keep-outs) co-developed with ASIC and PIC designers Adhesive joint designs... 
    Senior
    Contract work

    nEye.ai

    Santa Clara, CA
    a month ago
  • $136k - $218.5k

     ...NVIDIA, we push the boundaries of computing innovation. Our ASIC Verification Engineers focus on developing the world’s top SoCs and GPUs. Joining...  ...Collaborate with architects, designers, and pre‑ and post‑silicon verification teams to accomplish tasks. Qualifications... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...knowledge to bring-up and productization. Manage the validation of chip features and lead debug of observations on Silicon. Work multi-functionally with ASIC, SW, System, Characterization and ATE teams to accomplish your tasks. What we need to see BS or MS in EE, ECE, CS... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • We are now looking for a Senior Post-Silicon Validation Engineer to join our team! NVIDIA has continuously reinvented itself over the past two decades...  ...of the design. You will be working multi-functionally with ASIC, SW, and System teams to accomplish your tasks. What we... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. ASIC DFT Engineer (Silicon). Be the first to apply!