Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG)
$142.2k - $213.4kQualcomm
A leading tech company is seeking a DFT Engineer to work closely with chip architects and designers on mixed signal and digital VLSI designs. The role involves creating test vectors, validating DFT requirements, and ensuring high test coverage. Ideal candidates will have extensive experience in digital ASIC design, proficiency in Verilog or VHDL, and expertise with Mentor Tessent tools. This position offers a competitive salary range of $142,200 to $213,400, along with a comprehensive benefits package. #J-18808-Ljbffr Qualcomm
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG) in Santa Clara, CA vacancy
$140k - $210k
Qualcomm is looking for an experienced candidate for the ASIC Design Team to implement and verify advanced Design for Test/Debug techniques. The ideal candidate will have 10+ years of experience in DFT methodologies, focusing on low power, multi-voltage designs. Responsibilities...Senior$140k - $210k
Qualcomm in Santa Clara is seeking a seasoned professional to implement and verify advanced DFT methodologies in ASIC design. The ideal candidate will possess over 10 years of experience, specialize in pattern generation, and run gate level simulations, contributing to...Senior- SpaceX is seeking a Sr. ASIC DFT Engineer to develop advanced ASICs for space and ground infrastructures. This role involves optimizing DFT architectures and collaborating with various engineering teams to enhance the Starlink network's capabilities. Ideal candidates will...Senior
$135k - $160k
...enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At... ...worldwide. We design, build, test, and operate all parts of the... ...Test Pattern Generation (ATPG) tools and methodologies, including... ...test flows. Run and debug non‑timing and SDF annotated...SeniorPermanent employmentTemporary workWorldwideWeekend work$142.2k - $213.4k
...Inc. Job Area: Engineering Group, Engineering Group > CPU Engineering General... ...Summary: As a DFT Engineer you... ...implementation engineers and test engineers to... ...DFD (Design for Debug) architecture,... ...in digital ASIC design; experience... ...include JTAG, ATPG, test pattern translation...SuggestedWork experience placementWork from home- SPACE EXPLORATION TECHNOLOGIES CORP is seeking a SR. ASIC DFT ENGINEER to develop next-generation ASICs for Starlink, enhancing global internet... ...at least 5 years of experience in semiconductor Design For Test (DFT) engineering. You will implement DFT architectures, work...Senior
- SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating...Senior
- ...Mountain View, California, is seeking an experienced DFT Engineer specialized in architecture and verification for... ...engineering or a related field and have a deep understanding of test methodologies and fault models relevant to ASIC design. #J-18808-Ljbffr Quest GlobalSenior
- United States Digital Space LLC in Sunnyvale is looking for a Sr. ASIC DFT Engineer. You will develop next-generation ASICs to enable connectivity in innovative space applications. Collaborating with cross-functional teams, the role includes optimizing DFT architectures...Senior
- Hewlett Packard Enterprise Development LP in Sunnyvale, CA is looking for a seasoned engineer to develop test strategies and DFT solutions for ASICs and 2.5D SiPs. The ideal candidate will have over 15 years of experience, focusing on innovative designs with strong collaboration...Senior
$136k - $218.5k
...to join us today. Design-for-Test Engineering at NVIDIA works on groundbreaking... ...creative solutions for DFT architecture, verification and... ...memories and IOs, fault modeling, ATPG and fault simulation... ...trade-offs Experience in Silicon debug and bring-up on the ATE with...SeniorFull time- ...Santa Clara for a role focusing on timing analysis and closure for DFT logic across its chips, including GPUs, CPUs, and SoCs. The... ...and a minimum of 5 years of experience in Electrical or Computer Engineering. You will collaborate across teams to drive timing constraints...Senior
- ...Description Position: Sr DFT Engineer (eInfochips Inc) Job Description... ...DFT, including scan, MBIST, ATPG, Sims, Post-Si diagnosis at block and SoC level Verify test patterns using gate-level... ...Synthesis, STA and physical design to debug and resolve DFT-related...SeniorFull timeTemporary workWork at officeRemote work
Arrow Electronics, Inc.
Santa Clara, CA24 days ago $136k - $218.5k
Responsibilities Drive timing analysis and closure for DFT logic on all Nvidia chips (GPUs/CPUs/DPUs/LPUs/SoCs) at all hierarchical... ...BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years’ experience or MS (or equivalent experience) with...Senior$120k - $220k
...of life. We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design team. In this... ...standard DFT tools • Own the full ATPG lifecycle: verification, coverage analysis... ...-for-Test (DFT) for complex digital ASICs or SoCs • Hands-on experience with...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shifteSpace
Saratoga, CA3 days ago- DensityAI is seeking an experienced Design-for-Test (DFT) Engineer to join our silicon engineering team in Mountain View, California. In this critical role, you will build and advance the DFT function, collaborating across various teams to ensure high-quality silicon. Ideal...Senior
- NVIDIA Corporation is seeking a DFT Timing Engineer in Santa Clara, California. The role involves driving timing analysis and closure for DFT logic across all NVIDIA chips at all hierarchical levels. The ideal candidate will have a BS in Electrical or Computer Engineering...Senior
$300k - $350k
...seeking an experienced Design-for-Test (DFT) Engineer to join our silicon... ...distributed memory instances. Drive ATPG, fault simulation, coverage... .... Support silicon bring‑up, debug, diagnosis, and yield/failure... ...on complex digital SoC/ASIC designs. Breadth across all...H1bVisa sponsorshipWork visa$196k - $310.5k
Overview Design-for-X Engineering at NVIDIA works on groundbreaking innovations... ...use cases in manufacturing testing on some of the industry's most... ...You’ll Be Doing Innovation in DFT Power, Thermal & Voltage Noise... ...power. Experience in silicon debug and bring-up on the ATE or SLT...Senior- ...Responsible for developing test strategy and DFT (Design-for-Test) solutions for ASICs and 2.5D SiP (System-in... ...closely with component engineers to resolve high DPPM... ..., LBIST, JTAG, scan/ATPG, and 1687* Strong working... ...post-silicon validation, debug, and diagnostic...Contract workLocal area
$140k - $210k
...Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group ASICS EngineeringGeneral Summary:As... ...and verification of advanced DFT /DFD (Design for Test/Design for Debug) techniques for low power,... ...in JTAG, Scan Compression, ATPG, Fault Simulation and at-...Work experience placementWork from homeNutanix
Santa Clara, CA1 hour ago- ...is looking for a Fulltime DFT Engineer for a project in Santa Clara... ...hands‑on experience in DFT and ATPG for SoC or ASIC design Strong understanding... ..., and scan‑based testing Proven expertise in ATPG pattern... ...generation, analysis, and debugging Experience with MBIST, including...Full time
Lorven Technologies
Santa Clara, CA18 hours ago - ...leading aerospace manufacturer seeks a Principal DFT Engineer to optimize DFT architectures for next-generation ASICs. The role involves collaboration with cross-... ...include leading DFT implementation, automation of testing processes, and ensuring design readiness. The position...Senior
SpaceX
Sunnyvale, CA18 hours ago - Eximietas Design is seeking a DFT Lead in Santa Clara to drive test architecture and methodology for next-gen designs. This... ...have 10-15 years of experience in DFT engineering, strong leadership skills, and expertise in ATPG tools like Synopsys TetraMAX or Mentor Tessent...SeniorFull time
- ...aerospace company is looking for a Principal DFT Engineer in Sunnyvale, CA, to lead the design and... ...of DFT architectures for advanced ASICs. The role involves collaborating with cross... ...disciplinary teams and ensuring efficient test methodologies for space deployment. Candidates...
$120k - $200k
.... MatX is seeking a Silicon Design‑For‑Test (DFT) engineer to join our team as we create best‑in‑class... ...register initialization sequences, and debug support during test program development... ..., including scan chain closure, ATPG pattern generation, and sign‑off. Support...Full timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours- NetApp, Inc. is seeking a PCBA Test Engineer in Santa Clara, California, responsible for end-to-end manufacturing test readiness for complex hardware platforms. This role involves leading execution of ICT and Boundary Scan tests, collaborating with hardware design teams...SeniorContract work
- ...are hiring an experienced Senior DFT Engineer to join one of our leading... ...about advanced Design-for-Test (DFT) methodologies, silicon... ...appropriate DFT specifications for ASICs. Implement DFT features... .... Generate, verify, and debug chip‑level ATPG patterns and test vectors before...Local area
Chiparama
San Jose, CA2 days ago $160k - $220k
...the craft seriously. DFT Verification Engineer What We Need An experienced... ..., and quality of ASIC DFT logic. This role focuses... ...pre‑silicon test cases for MBIST and scan... ...cases Assist in verifying ATPG patterns, especially... ...Analyze simulation results, debug complex verification...Remote workDelos Data
Palo Alto, CA18 hours ago- ...Role Purpose We are hiring a DFT Engineer with hands-on experience in Scan, ATPG, MBIST, or Boundary Scan. Job Details Job title: DFT Engineer... ...Support DFT architecture and chip-level integration Debug DFT issues and improve test coverage Requirements Experience in at least 2...
I-Flow
Santa Clara, CA18 hours ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG). Be the first to apply!
Related searches
- senior game producer Santa Clara, CA
- senior electronic design engineer Santa Clara, CA
- senior robotics software engineer Santa Clara, CA
- senior java software engineer Santa Clara, CA
- senior specialist Santa Clara, CA
- senior software test engineer Santa Clara, CA
- sr project engineer Santa Clara, CA
- senior electrical designer Santa Clara, CA
- senior director clinical development Santa Clara, CA
- senior logistics manager Santa Clara, CA