Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG)
$142.2k - $213.4kQualcomm
A leading tech company is seeking a DFT Engineer to work closely with chip architects and designers on mixed signal and digital VLSI designs. The role involves creating test vectors, validating DFT requirements, and ensuring high test coverage. Ideal candidates will have extensive experience in digital ASIC design, proficiency in Verilog or VHDL, and expertise with Mentor Tessent tools. This position offers a competitive salary range of $142,200 to $213,400, along with a comprehensive benefits package. #J-18808-Ljbffr Qualcomm
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG) in Santa Clara, CA vacancy
- ...Technology Services Limited is seeking an experienced engineer with over 5 years of hands-on expertise in DFT and ATPG for SoC or ASIC designs. The candidate should have a strong... ..., observability, and scan-based testing. An excellent grasp of digital design and proficiency...Senior
- SpaceX is seeking a Sr. ASIC DFT Engineer to develop advanced ASICs for space and ground infrastructures. This role involves optimizing DFT architectures and collaborating with various engineering teams to enhance the Starlink network's capabilities. Ideal candidates will...Senior
$135k - $160k
...enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At... ...worldwide. We design, build, test, and operate all parts of the... ...Automatic Test Pattern Generation (ATPG) tools and methodologies,... ...test flows. Run and debug non‑timing and SDF annotated...SeniorPermanent employmentTemporary workWorldwideWeekend work$142.2k - $213.4k
...Inc. Job Area: Engineering Group, Engineering Group > CPU Engineering General... ...Summary: As a DFT Engineer you... ...implementation engineers and test engineers to... ...DFD (Design for Debug) architecture,... ...in digital ASIC design; experience... ...include JTAG, ATPG, test pattern translation...SuggestedWork experience placementWork from home$142.2k - $213.4k
...Job Area: Engineering Group, Engineering Group CPU Engineering General... ...: As a DFT Engineer you will... ...implementation engineers and test engineers to... ...DFD (Design for Debug) architecture,... ...in digital ASIC design; experience... ...include JTAG, ATPG, test pattern translation...SuggestedWork experience placementWork from homeQualcomm
Santa Clara, CA4 hours ago- SPACE EXPLORATION TECHNOLOGIES CORP is seeking a SR. ASIC DFT ENGINEER to develop next-generation ASICs for Starlink, enhancing global internet... ...at least 5 years of experience in semiconductor Design For Test (DFT) engineering. You will implement DFT architectures, work...Senior
- ...Expect We are looking for a Senior Staff DFT Engineer with hands-on experience in... ...scan DFT verification, debug, and DFT DRC closure across... ...Generate, simulate, and debug ATPG scan patterns; analyze results... ...(scan, shift, capture, and test modes) Create and maintain...SeniorShift work
PHIZENIX
Santa Clara, CA3 days ago - Hewlett Packard Enterprise Development LP in Sunnyvale, CA is looking for a seasoned engineer to develop test strategies and DFT solutions for ASICs and 2.5D SiPs. The ideal candidate will have over 15 years of experience, focusing on innovative designs with strong collaboration...Senior
- SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating...Senior
$147.4k - $272.1k
...verification team focusing on DFT verification. In this... ...the DFT logic Execute test plans for DFT logic... ...according to test plans Debug simulation failures Develop... ...Understanding of CPU architecture Experience... ...with lab debug of CPUs/ASIC using built-in DFT and debug...Relocation$136k - $218.5k
...Responsibilities Drive timing analysis and closure for DFT logic on all Nvidia chips (GPUs/CPUs/DPUs/LPUs/SoCs) at all hierarchical... ...BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years’ experience or MS (or equivalent experience) with...SeniorNVIDIA Gruppe
Santa Clara, CA1 day ago- ...Santa Clara for a role focusing on timing analysis and closure for DFT logic across its chips, including GPUs, CPUs, and SoCs. The... ...and a minimum of 5 years of experience in Electrical or Computer Engineering. You will collaborate across teams to drive timing constraints...Senior
- ...Responsible for developing test strategy and DFT (Design-for-Test) solutions for ASICs and 2.5D SiP (System-in... ...closely with component engineers to resolve high DPPM... ..., LBIST, JTAG, scan/ATPG, and 1687* Strong working... ...post-silicon validation, debug, and diagnostic...Contract workLocal area
- ...leading aerospace manufacturer seeks a Principal DFT Engineer to optimize DFT architectures for next-generation ASICs. The role involves collaboration with cross-... ...include leading DFT implementation, automation of testing processes, and ensuring design readiness. The position...Senior
- Sintegra Inc. is seeking a highly skilled CAD Engineer specializing in Design-for-Test (DFT) in Santa Clara, California. The successful candidate will design... ...coverage loss analysis, and collaborating on silicon debug and diagnostic platforms. This role requires expert-...
- ...aerospace company is looking for a Principal DFT Engineer in Sunnyvale, CA, to lead the design and... ...of DFT architectures for advanced ASICs. The role involves collaborating with cross... ...disciplinary teams and ensuring efficient test methodologies for space deployment. Candidates...
$120k - $200k
.... MatX is seeking a Silicon Design‑For‑Test (DFT) engineer to join our team as we create best‑in‑class... ...register initialization sequences, and debug support during test program development... ..., including scan chain closure, ATPG pattern generation, and sign‑off. Support...Full timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours- ...Qualifications 5+ years of hands‑on experience in DFT and ATPG for SoC or ASIC designs Strong understanding of DFT... ..., observability, and scan‑based testing Proven expertise in ATPG pattern generation, analysis, and debugging Experience with MBIST, including memory...
- We are seeking a highly skilled CAD Engineer specializing in Design-for-Test (DFT) to collaborate with global, multi-... ...pattern generation, test bring-up, debug, and silicon characterization flows... ...: Scan, JTAG, Boundary Scan, ATPG, MBIST. Proficiency in Verilog/VHDL...
$116k - $166k
...Bachelor's degree in Electrical Engineering, a related technical field,... .... 1 year of experience in DFT architecture, implementation, automatic test pattern generation (ATPG), and verification for SoCs.... ...generate test patterns, and debug test coverage issues. US: $1...Worldwide$160k - $220k
...the craft seriously. DFT Verification Engineer What We Need An experienced... ..., and quality of ASIC DFT logic. This role focuses... ...pre‑silicon test cases for MBIST and scan... ...Assist in verifying ATPG patterns, especially at... ...Analyze simulation results, debug complex verification...Remote work$120k - $220k
...quality of life. We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design team. In this... ...standard DFT tools • Own the full ATPG lifecycle: verification, coverage... ...-for-Test (DFT) for complex digital ASICs or SoCs • Hands-on experience with...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shift- Role Purpose We are hiring a DFT Engineer with hands-on experience in Scan, ATPG, MBIST, or Boundary Scan. Job Details Job title: DFT Engineer Location... ...DFT architecture and chip-level integration Debug DFT issues and improve test coverage Requirements Experience in at least 2...
$116k - $189.75k
...you will work on end-to-end DFT for the most sophisticated chips... ...NVIDIA. Help mentor junior engineers on test designs and trade-offs... ...memories and IOs, fault modeling, ATPG and fault simulation. Excellent... ...offs. Experience in Silicon debug and bring-up on the ATE with...- ...semiconductor company based in California seeks a motivated Lead Test Development Engineer to implement innovative manufacturing test solutions. The... ...10 years of relevant experience and strong proficiency in DFT architecture and silicon validation. This position offers opportunities...
- ...in Santa Clara seeks a processor verification engineer. The role involves collaborating with design teams, executing test plans, and developing simulations. Candidates should... ...'s degree with 3+ years of experience in DFT verification or processor verification. The position...
$132k - $207k
We are looking to hire a System Test Engineer who will work in the test solutions group at NVIDIA developing manufacturing... ...diagnostic software. Review and provide feedback for DFT in the early design stages. Debug complex hardware and software issues during build phases...SeniorLocal areaOverseas- Responsibilities Familiarity with the Siemens suite of DFT tools DFT insertion for SCAN (with SSN)... ...Verification Generating collaterals for test timing and place and route Expertise in... ...: Boundary Scan JTAG SCAN MBIST SDR ATPG #J-18808-Ljbffr Intelliswift - An LTTS Company
$180.6k - $271k
...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group Software... ...collaborate with systems, hardware, architecture, test engineers, and other teams to design... ...with other teams on bring-up/debug/diags Focus on ensuring that existing...SeniorWork experience placementWork at officeWork from homeQualcomm
Santa Clara, CA2 days ago$100k
...high performance RISC‑V CPU from scratch, and share... ...for contributors of all seniorities. We are looking for a talented engineer to join our CPU design team... .... Proficient in debugging RTL/logic across multiple... ...Partner with validation and test teams to ensure robust pre...SeniorPermanent employment
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG). Be the first to apply!
Related searches
- senior automation controls engineer Santa Clara, CA
- senior brand designer Santa Clara, CA
- senior business analyst contract Santa Clara, CA
- senior app developer Santa Clara, CA
- senior digital account manager Santa Clara, CA
- senior specialist Santa Clara, CA
- senior account executive Santa Clara, CA
- senior database analyst Santa Clara, CA
- senior lawyer Santa Clara, CA
- legal senior counsel family office Santa Clara, CA