Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG)
$142.2k - $213.4kQualcomm
A leading tech company is seeking a DFT Engineer to work closely with chip architects and designers on mixed signal and digital VLSI designs. The role involves creating test vectors, validating DFT requirements, and ensuring high test coverage. Ideal candidates will have extensive experience in digital ASIC design, proficiency in Verilog or VHDL, and expertise with Mentor Tessent tools. This position offers a competitive salary range of $142,200 to $213,400, along with a comprehensive benefits package. #J-18808-Ljbffr Qualcomm
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG) in Santa Clara, CA vacancy
- ...Technology Services Limited is seeking an experienced engineer with over 5 years of hands-on expertise in DFT and ATPG for SoC or ASIC designs. The candidate should have a strong... ..., observability, and scan-based testing. An excellent grasp of digital design and proficiency...Senior
- InfoObjects Inc. is looking for a DFT Engineer in San Jose, CA, with over 10 years of experience... ...implementing DFT techniques such as Scan and ATPG, verifying test patterns, and collaborating with cross-functional teams to debug DFT-related issues. Proficiency in...Senior
- Cisco Systems, Inc. is seeking an ASIC Implementation Engineer in San Jose, CA. This role focuses on Design-for-Test for next-generation networking chips, requiring... ...protocols, BIST architectures, and DFT tools. Strong debugging skills and the ability to work collaboratively...Senior
- A leading semiconductor company is seeking a Staff DFT Engineer responsible for developing and implementing DFx solutions for digital and mixed... ...architecture and collaborate with engineers to deliver optimal test solutions. A bachelor's degree in Electrical or Computer...Senior
- ...leading technology company in San Jose is seeking an experienced ASIC DFT Engineer responsible for leading DFT programs from specification to... ...will have a strong background in DFT, scan insertion, and test vector generation. Opportunities for equity grants and a comprehensive...Senior
- ...professional with good hands-on experience in DFT and ATPG, particularly for SoC or ASIC designs. The ideal candidate will... ..., observability, and scan-based testing. The position requires proven... ...expertise in ATPG pattern generation and debug, as well as strong analytical and...
$142.2k - $213.4k
...Inc. Job Area: Engineering Group, Engineering Group > CPU Engineering General... ...Summary: As a DFT Engineer you... ...implementation engineers and test engineers to... ...DFD (Design for Debug) architecture,... ...in digital ASIC design; experience... ...include JTAG, ATPG, test pattern translation...Work experience placementWork from home$142.2k - $213.4k
...Job Area: Engineering Group, Engineering Group CPU Engineering General... ...: As a DFT Engineer you will... ...implementation engineers and test engineers to... ...DFD (Design for Debug) architecture,... ...in digital ASIC design; experience... ...include JTAG, ATPG, test pattern translation...Work experience placementWork from homeQualcomm
Santa Clara, CA11 hours ago$65k - $98k
UST is looking for a DFT Engineer - Associate III to work on Semiconductor Product Validation in Santa Clara... ...have over 5 years of experience in DFT for ASIC/SoC development, a strong understanding of scan design and ATPG, and hands-on experience with tools like Synopsys...- Hewlett Packard Enterprise Development LP in Sunnyvale, CA is looking for a seasoned engineer to develop test strategies and DFT solutions for ASICs and 2.5D SiPs. The ideal candidate will have over 15 years of experience, focusing on innovative designs with strong collaboration...Senior
- ...in San Jose, California is seeking a Lead ASIC DFT Engineer with 10+ years of experience. You will be responsible... ...deep expertise in scan architecture, ATPG, and boundary scan. This role involves leading DFT integration and debug efforts, mentoring junior engineers, and...Senior
- A leading technology company in California is seeking a Principal DFT Engineer to work on ASIC implementation for their Network Infrastructure Optical Network group. The role involves end-to-end responsibility for DFT insertion and verification, requiring strong experience...Senior
$147.4k - $272.1k
...verification team focusing on DFT verification. In this... ...the DFT logic Execute test plans for DFT logic... ...according to test plans Debug simulation failures Develop... ...Understanding of CPU architecture Experience... ...with lab debug of CPUs/ASIC using built-in DFT and debug...Relocation- ...development organization as an ASIC Implementation Engineer in San Jose, CA with a... ...focus on Design-for-Test. You will work with... ...and drive DFT requirements early in... ...ATE, in-system test, debug and diagnostics needs... ...Good experience with ATPG and EDA tools like TestMax...Work experience placement
$141.3k - $226k
ASIC DFT Engineer page is loaded## ASIC DFT Engineerlocations: USA-California... ...designs - DFT Architecture, test insertion and verification, pattern... ...improvement, post silicon debug, and yield improvement to... ...(such as IO and Analog DFT, ATPG and/or Scan, BIST, and others...Local area- Cyient is seeking a highly experienced Lead ASIC DFT Engineer in San Jose, California. The ideal candidate will lead the architecture and implementation... ...include driving scan architecture and executing DFT debug efforts. Strong experience in DFT fundamentals and hands-on...Senior
$196k - $310.5k
Senior DFT Engineer page is loaded## Senior DFT Engineerlocations: US, CA, Santa Claratime type: Full... ...will be responsible for all aspects of testing including methodology, logic insertion,... ..., test program bring-up, and complex debug/FA to resolve any issues.* Finding the...Senior- A leading technology company in San Jose, California is seeking a Senior DFT Engineer to design and implement advanced DFT strategies including scan and MBIST technologies. You will verify test patterns, troubleshoot with synthesis and test engineers, and develop DFT specifications...Senior
$120k - $220k
...quality of life. We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design team. In this... ...standard DFT tools • Own the full ATPG lifecycle: verification, coverage... ...-for-Test (DFT) for complex digital ASICs or SoCs • Hands-on experience with...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shiftE-Space
Saratoga, CA23 days ago- ...Responsible for developing test strategy and DFT (Design-for-Test) solutions for ASICs and 2.5D SiP (System-in... ...closely with component engineers to resolve high DPPM... ..., LBIST, JTAG, scan/ATPG, and 1687* Strong working... ...post-silicon validation, debug, and diagnostic...Contract workLocal area
$120k - $192k
...Broadcom is seeking candidates for a Staff DFT engineer position. The successful candidate will... ...and implementing DFx (Design for Test/debug & manufacturability) solutions for Digital... ...constraints Deliver optimal retargetable ATPG patterns for usage across business units...Local area$65k - $98k
DFT Engineer - Associate III - Semiconductor Product Validation... ...of scan design, ATPG, fault models (stuck-at... ...transition, path delay), and test compression techniques.... ...and boundary scan for ASIC/SoC designs Develop... ...generation, simulation, and debug to meet coverage and...Temporary workLocal areaFlexible hours- Sintegra Inc. is seeking a highly skilled CAD Engineer specializing in Design-for-Test (DFT) in Santa Clara, California. The successful candidate will design... ...coverage loss analysis, and collaborating on silicon debug and diagnostic platforms. This role requires expert-...
- ...Doing Design and implement DFT, including scan, MBIST, ATPG, Sims, Post-Si diagnosis at... ...and SoC level Verify test patterns using gate-level simulations... ...STA and physical design to debug and resolve DFT-related... ...in partnership with test engineers to bring up test vectors on...SeniorFull timeTemporary workWork at office
$130k - $160k
Sr DFT Engineer (Tessent/IJTAG Specialist) - Remote Full-time... ...We are looking for a Senior DFT Engineer to architect... ...and implement advanced test solutions. This role... ...Engineering: Develop custom ATPG patterns and perform... ...coverage. Silicon Debug: Support post‑silicon bring...SeniorRemote jobPermanent employmentFull timeFor contractorsLocal area$160k - $300k
Fortell is seeking an experienced DFT Engineer in San Jose, California, to lead full-chip test architecture including DFT structures and silicon debugging. You will develop and implement DFT infrastructure... ...participate in producing high-value ATPG test vectors. The role demands a...$120k - $200k
.... MatX is seeking a Silicon Design‑For‑Test (DFT) engineer to join our team as we create best‑in‑class... ...register initialization sequences, and debug support during test program development... ..., including scan chain closure, ATPG pattern generation, and sign‑off. Support...Full timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours$2,000 per month
...than a B200. With Etched ASICs, you can build products... ...and staffed by leading engineers, Etched is redefining... ...Design For Testability (DFT) Engineer to join our... ...and effectiveness of our testing processes, thereby... ...enhance test coverage, debug capability, and fault isolation...Work at officeRelocation packageEtched
San Jose, CA25 days ago$132k - $207k
## Senior Board Test EngineerApplylocations: US, CA, Santa Claratime... ...hire a Senior Board Test Engineer who will work in the Test... ...developing manufacturing GPU/CPU test solutions for Data... ...and provide feedback for DFT in the early design stages.* Debug complex hardware and...Senior- ...Qualifications 5+ years of hands‑on experience in DFT and ATPG for SoC or ASIC designs Strong understanding of DFT... ..., observability, and scan‑based testing Proven expertise in ATPG pattern generation, analysis, and debugging Experience with MBIST, including memory...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG). Be the first to apply!
Related searches
- senior development executive Santa Clara, CA
- senior technical manager Santa Clara, CA
- senior software development engineer in test Santa Clara, CA
- senior manager data science Santa Clara, CA
- senior platform engineer Santa Clara, CA
- senior procurement Santa Clara, CA
- senior director product management Santa Clara, CA
- senior electronic design engineer Santa Clara, CA
- senior manager customer operations Santa Clara, CA
- senior director information security Santa Clara, CA