Senior ASIC Timing Engineer — DFT & Full-Chip Closure
NVIDIA Gruppe
NVIDIA Gruppe is seeking a candidate in Santa Clara for a role focusing on timing analysis and closure for DFT logic across its chips, including GPUs, CPUs, and SoCs. The ideal candidate has a strong background in Static Timing Analysis and a minimum of 5 years of experience in Electrical or Computer Engineering. You will collaborate across teams to drive timing constraints and improve design workflows. Competitive salary range is $136,000 - $218,500 for Level 3 and $168,000 - $264,500 for Level 4, with equity options available. #J-18808-Ljbffr NVIDIA Gruppe
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior ASIC Timing Engineer — DFT & Full-Chip Closure in Santa Clara, CA vacancy
$136k - $218.5k
Responsibilities Drive timing analysis and closure for DFT logic on all Nvidia chips (GPUs/CPUs/DPUs/LPUs/SoCs) at all hierarchical levels (block/cluster/full-chip). Work with PD, DFX, Clocks and... ...experience) in Electrical or Computer Engineering with 5+ years’ experience or...Senior$136k - $218.5k
...now looking for a motivated ASIC Timing Engineer to join our dynamic and growing... ...Drive Timing Analysis and Closure: Lead the timing analysis... ...block level, cluster level, and full chip level. Collaborate with... ...checking/FV. Understanding of DFT logic and experience with DFT...Senior- ...Digital Space LLC in Sunnyvale is looking for a Sr. ASIC DFT Engineer. You will develop next-generation ASICs to enable... ...skills. The position offers competitive pay, full medical benefits, and generous vacation time. #J-18808-Ljbffr United States Digital Space LLCSenior
- NVIDIA Gruppe is seeking a talented engineer to lead timing analysis and closure for advanced GPUs and CPUs. You will collaborate with cross-functional teams to devise timing closure strategies and will leverage your expertise to enhance our innovative projects. The ideal...Senior
$142.2k - $213.4k
A leading tech company is seeking a DFT Engineer to work closely with chip architects and designers on mixed signal and digital VLSI designs. The role... ...Ideal candidates will have extensive experience in digital ASIC design, proficiency in Verilog or VHDL, and expertise...Senior$120k - $220k
...We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC... ...tools • Own the full ATPG lifecycle:... ..., and test timing • Define and implement... ...complex digital ASICs or SoCs •... ...for scan chain closure • Strong understanding... ..., on-chip clock control for...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shifteSpace
Saratoga, CA17 hours ago$138k - $198k
Static Timing Analysis Engineer, Full-Chip STA Google - Mountain View, CA, USA Qualifications Bachelor's degree... ...experience in silicon timing closure and chip integration. Experience in... ...analyzing data trends. Experience with ASIC design flows and methodology of...Full time- NVIDIA Corporation is seeking an experienced ASIC Timing Engineer to join its team in Santa Clara, California. This role involves leading timing analysis and closure for GPUs and SoCs, collaborating with various teams to ensure the success of innovative projects. The ideal...Senior
$135k - $160k
...goal of enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we’re... ...around the globe. These chips are enabling connectivity in places it... ...hierarchical test flows. Run and debug non‑timing and SDF annotated gate‑level simulations...SeniorPermanent employmentTemporary workWorldwideWeekend work$170k - $230k
...EXPLORATION TECHNOLOGIES CORP in Sunnyvale, CA is seeking a Sr. Full Chip Physical Verification Engineer to drive cutting-edge silicon integration for space... ...Calibre and ICV. Candidates should have 5+ years in ASIC design and a Bachelor's in electrical/computer engineering...Senior- SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating...Senior
- SpaceX is seeking a Sr. ASIC DFT Engineer to develop advanced ASICs for space and ground infrastructures. This role involves optimizing DFT architectures and collaborating with various engineering teams to enhance the Starlink network's capabilities. Ideal candidates will...Senior
$170k - $230k
Sr. Full Chip Physical Verification Engineer (Silicon Engineering) Sunnyvale, CA SpaceX is actively... ...science. 5+ years of ASIC and/or physical design... ...generation, pin assignment, DFT, partition hardening,... ...Physical Design Engineer/Senior: $170,000.00 - $230,000.00...SeniorTemporary workWeekend work- SPACE EXPLORATION TECHNOLOGIES CORP is seeking a SR. ASIC DFT ENGINEER to develop next-generation ASICs for Starlink, enhancing global internet connectivity. The ideal candidate has a Bachelor’s degree in electrical engineering and at least 5 years of experience in semiconductor...Senior
$168k - $264.5k
...alongside custom circuit designers to drive timing analysis and closure of custom circuit macros (digital,... ..., timing and power convergence, DFT, as well as ECO implementation. What... ...experience) in Electrical or Computer Engineering 6+ years of experience for Masters and...Senior- A leading technology company is seeking a Cellular ASIC Design Engineer to develop and optimize the design and methodology for integrated... ...a strong VLSI background, with responsibilities including timing closure, power optimization, and collaboration with cross-functional...Senior
$204k - $259k
Senior Power Engineer, ASIC at Waymo - Mountain View, CA, USA Waymo is an autonomous... ...efficiency solutions at the chip and subsystem‑level Specify... ...correlation Experience with the full digital design cycle — from... ...salary range for this full‑time position across US locations...SeniorFull timeRemote work$120k - $220k
...We are seeking a Senior STA Methodology Engineer to join our ASIC design team. In this... ...own cross-functional timing methodology efforts... ..., drive signoff closure, and introduce data... ...methodologies across the full RTL-to-GDS flow,... ...blocks and full-chip • Design, implement...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shift$163k - $237k
...CA, USA Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,... ...integrated circuits and systems on a chip. You will drive reliable products by optimizing... .... The US base salary range for this full‑time position is $163,000-$237,000 + bonus +...SeniorFull timeWorldwide$136k - $218.5k
Senior ASIC Verification Engineer page is loaded## Senior ASIC Verification Engineerlocations: US, CA, Santa Claratime type: Full timeposted on: Posted 2 Days Agojob requisition id: JR2017377NVIDIA... ...tapeout for 1-2 generation of chips.* Knowledgeable in verification techniques...Senior$196k - $310.5k
...us today. Design-for-X Engineering at NVIDIA works on groundbreaking... ...solutions in AI for Chip Design and AI for... ...you'll be doing: As a senior member in our team, you... ...on innovating in the DFT Power, Thermal &... ...VLSI areas of power, timing & voltage noise Experience...SeniorFull time$258k - $294k
...Principal Analog/Mixed-Signal ASIC Engineer to work on the next... ...of large Systems‑on‑Chip (SoCs) incorporating complex... ...tools for synthesis, timing analysis, and place‑and... ...work effectively with senior external partners.... ...salary range for this full‑time position is $258,0...Full timeRemote workRelocation package$256.05k - $361.48k
...**Welcome!**## .Senior Physical Design Integration Engineer page is loaded##... ...Claratime type: Full timeposted on: Posted... ..., static timing analysis, power/... ...design, timing closure, coverage analysis... ...synthesis, and DFT. Works intimately... ...Logic Design, VLSI/ASIC Design, Computer...SeniorWork experience placementLocal areaImmediate startFlexible hoursShift work$156k - $229k
...link Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... ...development of silicon-based ICs and chips. Experience with the full verification life cycle. Experience... ...US base salary range for this full‑time position is $156,000‑$229,000 + bonus...SeniorFull timeWorldwide- NVIDIA Corporation in Santa Clara is looking for an experienced ASIC Floorplan Engineer to design and implement leading SOCs, CPUs, and GPUs. This... ...collaborating across many teams to create efficient chip floorplans, while utilizing AI tools for improvement. The ideal...Senior
$106.4k - $172.15k
...most of our teams work from the office full time, with flexibility when it's needed.... ...Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in... ...in Python to automate triage, coverage closure, and metrics-driven verification. Qualifications...SeniorFull timeCasual workWork at office- Insilico is seeking an experienced STA Engineer to join their team in Sunnyvale, CA. The ideal... ...over 10 years of experience in Static Timing Analysis and demonstrate proficiency with... ...conformal. Your role will involve timing closure, scan insertion, and handling analysis related...Senior
$136k - $218.5k
...group is looking for a top-notch ASIC engineer to join the team. The Team is... ...requirements for the chip. The clocks team interacts with... ...Power Optimization and Ease of timing closure to innovate and implement new... ...verification team, timing and DFT teams. Get involved in end...SeniorWork experience placementNVIDIA
Santa Clara, CA3 days ago- ...) of innovative NVIDIA chips by evaluating trade-offs... ...and Ease of timing closure to innovate and implement... ...verification team, timing and DFT teams. Get involved in end-to-end cycle of ASIC execution starting from... ...Qualifications BS in Electrical Engineering or equivalent...SeniorWork experience placement
- ...is now looking for a Senior Signal Integrity Engineer to join our Packaging... .... Build and optimize chip-package-board co-simulation... .... Work closely with ASIC, package, board,... ...performance across the full product stack.... ...AMI based flows, and time/frequency-domain analysis...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC Timing Engineer — DFT & Full-Chip Closure. Be the first to apply!
Related searches
- senior cloud service delivery manager Santa Clara, CA
- senior business analyst contract Santa Clara, CA
- senior product design engineer Santa Clara, CA
- senior game producer Santa Clara, CA
- senior software manager Santa Clara, CA
- senior manager business analytics Santa Clara, CA
- senior marketing account manager Santa Clara, CA
- senior marketing manager Santa Clara, CA
- senior contracts analyst Santa Clara, CA
- sr operations manager Santa Clara, CA