Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Static Timing Analysis (STA) Methodology Engineer

$120k - $220k

E-Space

Job Description

Job Description

Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!

E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems.

We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.

We are seeking a Senior STA Methodology Engineer to join our ASIC design team. In this role, you will own cross-functional timing methodology efforts across multiple IPs, projects, and technology nodes for our cutting-edge SoC designs targeting 5G, IoT, and LEO satellite communication applications. You will architect and maintain production STA flows, drive signoff closure, and introduce data-driven techniques to continuously improve PPA and team productivity.

WHAT YOU WILL BE DOING:

• Lead cross-functional efforts to solve complex timing challenges across multiple IPs, projects, and technology nodes

• Develop and enhance STA methodologies across the full RTL-to-GDS flow, including early timing estimation, feasibility checks, synthesis and place-and-route optimization, signoff criteria, and post-route ECO strategies

• Architect, optimize, and maintain production STA flows using industry-standard EDA tools, continuously improving PPA and runtime efficiency

• Drive signoff correlation and closure using PrimeTime and related tools (PT-SI, PTPX, PT-ECO)

• Debug timing constraints, resolve timing correlation issues, and develop effective timing closure strategies

• Explore and deploy data-driven and ML-assisted techniques to improve STA automation, predict and prioritize timing risk, and guide optimization across blocks and full-chip

• Design, implement, and maintain scalable CAD utilities and STA flow components that improve PPA, robustness, and team productivity

• Continuously refine workflows and introduce new technologies to ensure robust, PPA-optimized timing solutions across all product lines

• Provide timing closure guidance and mentorship to design and physical design engineers

WHAT YOU BRING TO THIS ROLE:

• BS or MS in Electrical or Computer Engineering, or equivalent industry experience

• 8+ years of industry experience in STA and timing methodology, focused on high-performance and low-power designs at advanced technology nodes

• Deep knowledge of STA tools and techniques, including noise, crosstalk, OCV, AOCV, POCV, and LVF analysis

• Fluency with PrimeTime and related signoff tools (PT-SI, PTPX, PT-ECO), with extensive hands-on experience driving signoff correlation and closure

• Strong expertise in debugging timing constraints and resolving timing correlation issues across complex SoC designs

• Experience with MMMC analysis, timing ECO flows, and late-stage timing closure techniques

• Proficiency in writing robust, production-quality scripts in Tcl, Python, and/or Perl for CAD utilities and flow components

• Solid knowledge of clock tree synthesis (CTS) and its interaction with timing analysis

• Excellent communication and collaboration skills for cross-functional, multi-project environments

BONUS POINTS:

• Experience with advanced process nodes (7nm, 5nm, or below)

• Familiarity with low-power design methodologies and their timing implications (DVFS, power gating)

• Exposure to interface protocol timing (DDR, PCIe, USB, SerDes)

• Experience applying ML or data-driven methods to EDA flow optimization

• Background in satellite communication, 5G, or IoT SoC design

This is a full time, exempt position, based out of our Saratoga office.  The target base pay for this position is $120,000 - $220,000 annually.  The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience. 

 

We are redefining how satellites are designed, manufactured and used—so we’re looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that’s your experience – then we’ll be immediately wow-ed.

 

E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role.

Why E-Space is right for you:

As a member of our team, you will play a crucial role in driving our success.  Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals.  In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry.  

We want you to make the most of your journey at E-Space. That’s why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space:

• An opportunity to really make a difference

• Sustainability at our core

• Fair and honest workplace

• Innovative thinking is encouraged

• Competitive salaries

• Continuous learning and development

• Health and wellness care options

• Financial solutions for the future

• Optional legal services (US only)

• Paid holidays

• Paid time off

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.

Vacancy posted 24 days ago
Similar jobs that could be interesting for youBased on the Senior Static Timing Analysis (STA) Methodology Engineer in Saratoga, CA vacancy
  • $120k - $220k

     ...We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design...  ...verification, coverage analysis, pattern generation,...  ..., routing, and test timing • Define and...  ...DFT specifications, methodology guidelines, and test...  ...physical design and STA teams for scan chain... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    eSpace

    Saratoga, CA
    3 days ago
  •  ...Job Title: Senior Environmental Engineer VTA's Engineering and Program Delivery...  ...professional engineering in the analysis, design, implementation,...  ...in construction methodologies and the ability to collaborate...  ...or a related field at the time of appointment is required... 
    Senior
    For contractors
    Local area
    Immediate start
    Monday to Friday

    GovernmentJobs.com

    Los Gatos, CA
    2 days ago
  • $120k - $220k

     ...and experienced EM/IR Engineer to join our engineering...  ...: • Lead EM/IR drop analysis for complex SoC designs...  ...requirements • Perform static and dynamic IR-drop...  ...teams • Document EM/IR methodology guidelines, best...  ...design This is a full time, exempt position, based... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    24 days ago
  •  ...Our client is looking Senior DFT Engineer [ATPG , MBIST, IO Test, Clock...  ...functional teams to enable first time right silicon and high...  ...ramp • Perform root cause analysis for test escapes and manufacturing...  ...failures • Document DFT methodologies, test strategies, and best... 
    Senior
    Full time

    Lorven Technologies

    Santa Clara, CA
    1 day ago
  • $183k - $247.6k

     ...services. Weare seeking an experienced Sr. Physical Design STA Engineer to build the next generation of our cloud server platforms...  ...• Develop & maintain flows for block and full-chip level static timing analysis • Write, debug & validate timing constraints for blocks... 
    Senior
    Full time
    Local area
    Flexible hours

    Annapurna Labs (U.S.)

    Cupertino, CA
    2 hours ago
  •  ...Analog / Mixed-Signal IC Design Engineer Lumilens we are building...  ...front-ends Clocking and timing circuits (PLLs, DLLs, low-jitter...  .... Contribute to design methodology, IP reuse, and best practices...  ...~ Feedback and stability analysis ~ Noise and jitter modeling... 
    Senior
    Local area
    Flexible hours

    LUMILENS

    San Jose, CA
    14 hours ago
  • $210k - $265k

     ...speed training job completion times and tokens-per-second for...  ...execution mode and has a world-class engineering team with decades of...  ...Eridu AI is seeking a Senior Mechanical Engineer specializing...  ...engagement FMEA and reliability analysis Support prototype builds,... 
    Senior
    Contract work

    Eridu AI

    Saratoga, CA
    4 days ago
  •  ...Senior Systems Engineer Santa Clara Valley Transportation Agency (VTA) is seeking a collaborative...  ...Division. LRV Maintenance is responsible for timely and reliable maintenance, preventive...  ...of maintenance practices, data analysis, and reliability improvement methods.... 
    Senior
    For contractors
    Local area

    The Valley Transportation Authority

    Los Gatos, CA
    14 hours ago
  • $83.9k - $155.7k

     ...of applications including the timely screening of newborns for diseases...  .... We are seeking a passionate Senior Systems Engineer to join our Systems Development...  ...e.g. Python/JMP for regression analysis, ANOVA), Design of Experiments methodology, and the application of... 
    Senior
    Local area
    Relocation package

    Roche

    Santa Clara, CA
    2 days ago
  • $175k - $275k

     ...Senior Quality Engineer Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture allows Cerebras...  ...understanding of SPC, Cp/Cpk analysis, MSA, DOE, control plans,...  ...Whys, PFMEA, and related methodologies. · Experience working directly... 
    Senior
    Contract work

    CEREBRAS SYSTEMS INC.

    Sunnyvale, CA
    2 days ago
  • $125k - $201.25k

     ...Function: R&D Mechanical Engineering Job Category:...  ...Johnson is recruiting for a Senior Quality Engineer,...  ...on statistical analysis and analytical problem...  ...Reliability, Project Management Methodology (PMM), Project Support...  ...for the following time off benefits: Vacation... 
    Senior
    Work experience placement
    Work at office
    Local area
    Immediate start

    J&J Family of Companies

    Santa Clara, CA
    3 days ago
  • $128.7k - $261.3k

     ...Description Role As a ? Senior System Performance Engineer ?on GM's AV System...  ...tooling, frameworks, and methodologies that support efficient and...  ...that support performance analysis, debugging, and...  ...report to the location three times a week {or other frequency... 
    Senior
    Local area
    Remote work
    Work from home
    Relocation package
    Flexible hours

    General Motors

    Mountain View, CA
    4 days ago
  • $150.4k - $277.6k

     ...Senior System Engineer Apple's Compositing, Color, and Display Software organization provides the...  ...systematic debugging and root cause analysis Collaborate with GPU driver teams,...  ...~ Understanding of compositing, frame timing, vsync, and display technologies ~ Proven... 
    Senior
    Worldwide
    Relocation

    Apple

    Cupertino, CA
    8 hours ago
  •  ...Senior Design Verification Engineer Immediate need for a talented Senior Design Verification...  ...-level netlists and SDF timing simulations....  ...verification architectures and methodologies. Utilize scripting...  ...analog/mixed-signal schematic analysis. Hands-on experience... 
    Senior
    Full time
    Immediate start

    Pyramid Corporation

    San Jose, CA
    4 days ago
  • $109k - $174.8k

     ...Function: Supply Chain Engineering Job Sub Function:...  ...is recruiting for a Senior Industrial Engineer...  ...flow. Develop takt time, cycle time, and staffing...  ...Kaizen, and Six Sigma methodologies; quantify and realize...  ..., takt/cycle time analysis, work measurement, and... 
    Senior
    Local area
    Immediate start

    Johnson and Johnson

    Santa Clara, CA
    1 day ago
  • $145k - $170k

     ...Job Type Full-time Description Senior Manufacturing Engineer Full-time | Permanent | Onsite...  ...tooling and fixtures, implements lean methodology, leads root cause problem solving...  ...improvements through root cause analysis and data driven decision-making.... 
    Senior
    Permanent employment
    Full time

    VANTEDGE

    San Jose, CA
    1 day ago
  •  ...That Awaits You As a Senior Equipment Engineer, you will bring your...  ...projects, and perform root cause analysis of non-conforming...  ...advanced problem-solving methodologies to resolve them effectively...  ...tracking progress to ensure timely delivery of deliverables.... 
    Senior
    Work at office

    PROCEPT BioRobotics

    San Jose, CA
    14 hours ago
  • $125k - $145k

     .... Description: As a Senior Manufacturing Engineer at Supira, you will play a...  ...for data capture and data analysis. ~ In-depth knowledge...  ...Familiarity with various validation methodologies (IQ/OQ/PQ), statistical...  ...range for this full-time position is between $125,0... 
    Senior
    Full time
    Contract work
    Temporary work
    Work experience placement
    Worldwide

    Shifamed

    Los Gatos, CA
    1 day ago
  •  ...is looking for a Software QA Engineer with development experience to...  ...test plans and testing methodology for multiple software projects...  .../ technical expertise in bug analysis. Qualifications 6+ years of experience...  ...infrastructure products on time. Sound understanding of... 
    Senior

    MosaixSoft, Inc.

    Los Altos, CA
    4 days ago
  • M.S. in Electrical Engineering or Computer Engineering with 3+ years of relevant industry experience, or Ph.D. in...  ...Quartus, including: RTL design, Module‑level simulation, Timing constraints (SDC), Static Timing Analysis (STA) etc. • Experience designing and integrating bus... 
    Senior
    Contract work

    Zealogics.com

    San Jose, CA
    more than 2 months ago
  • $100k - $200k

     ...enhance our overall quality of life. As a Senior Wireless Communication Systems Engineer, you will be responsible for modeling,...  ...role, you will leverage your expertise in system analysis, modem design, including time/frequency unite, FEC design, modulator, and demodulator... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    eSpace

    Saratoga, CA
    1 day ago
  • $110k - $125k

     ...analytical Equipment Engineer to manage and maintain...  ...Responsibilities for Senior Equipment Engineer...  ...the quickest possible time in case it experiences...  ...to conduct root-cause analysis ~ Experience with hand...  ...continuous improvement methodology Proficiency in data... 
    Senior
    Temporary work
    Immediate start
    Shift work

    Halo Industries

    Santa Clara, CA
    8 hours ago
  • $113.67k - $153.8k

     ...Senior Mechanical Engineer Structural Integrity Associates (SIA) is seeking...  ...leadership in advanced engineering analysis, condition assessment,...  ...on automation, AI-enabled methodologies, and continuous...  ...also offers various paid time off including vacation, floating... 
    Senior
    Temporary work
    Casual work
    Flexible hours

    Structural Integrity Associates

    San Jose, CA
    4 days ago
  • $200k - $230k

     ...Power Electronics Controls and Firmware Engineer with more than seven years of hands-on expertise...  ...in designing FW that requires accurate timing within a real-time programming...  ...scripting, fault injection, and test result analysis. ~ Proven skills in debugging... 
    Senior

    ChargePoint

    Campbell, CA
    2 days ago
  • $162k - $243k

     ...26/2026 Category Engineering Hire Type Employee...  ...partner sites, ensuring timely delivery and robust...  ...by driving root cause analysis and implementing effective...  ...of experience in senior manufacturing test engineering...  ..., and improvement methodologies. ~ Hands-on... 
    Senior
    Contract work
    Local area
    Remote work
    Shift work

    Synopsys

    Sunnyvale, CA
    3 days ago
  •  ...worldwide. We’re a team of engineers, clinicians, and innovators united...  ...through market launch. The Senior Mechanical Engineer will...  ...decisions when faced with the time constraints and ambiguous or...  ...concept development, design analysis, hands-on prototyping, and reliability... 
    Senior
    Full time
    Work experience placement
    Local area
    Worldwide
    Flexible hours
    Shift work

    Intuitive

    Sunnyvale, CA
    7 hours ago
  • $135k - $160k

     ...equipment, working across cross-functional engineering teams to validate system integrations...  ...systems Present engineering solutions and analysis results during cross-departmental design...  ...to join us, we do hope you also spend time considering why our mission and culture... 
    Senior
    Full time
    Temporary work
    Relocation package

    LTA Research

    Sunnyvale, CA
    4 days ago
  • $200k - $300k

     ...been recognized in EE Times' prestigious list of the...  ...looking for talented engineers and leaders who have...  ...silicon to their next car. Senior ASIC Design...  ...and industry standard methodologies Experience with Verilog...  ...from spec to coverage analysis to gate level sim Debugging... 
    Senior
    Full time
    Flexible hours

    Ethernovia

    San Jose, CA
    2 days ago
  •  ...Senior Electrical Design & Validation Engineer At Capgemini Engineering, the world leader in...  ...DDR. Drive root-cause analysis of electrical and high-...  ...Experience defining test methodologies, automation strategies,...  ...pay for the role at the time of this posting. This range... 
    Senior
    Permanent employment
    Full time
    Contract work
    Local area

    Capgemini

    Santa Clara, CA
    3 days ago
  •  ...Physical Verification, and Timing Closure Setup and Synthesizing...  ...experience in top-level STA EM/IR Analysis, Place and Route Clock...  ...level floorplanning Flow and Methodology Development Collaborating with IC Design RTL Engineers Required Skills: TCL/... 

    Quest Global

    San Jose, CA
    more than 2 months ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Static Timing Analysis (STA) Methodology Engineer. Be the first to apply!