Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Static Timing Analysis (STA) Methodology Engineer

$120k - $220k

E-Space

Job Description

Job Description

Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!

E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems.

We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.

We are seeking a Senior STA Methodology Engineer to join our ASIC design team. In this role, you will own cross-functional timing methodology efforts across multiple IPs, projects, and technology nodes for our cutting-edge SoC designs targeting 5G, IoT, and LEO satellite communication applications. You will architect and maintain production STA flows, drive signoff closure, and introduce data-driven techniques to continuously improve PPA and team productivity.

WHAT YOU WILL BE DOING:

• Lead cross-functional efforts to solve complex timing challenges across multiple IPs, projects, and technology nodes

• Develop and enhance STA methodologies across the full RTL-to-GDS flow, including early timing estimation, feasibility checks, synthesis and place-and-route optimization, signoff criteria, and post-route ECO strategies

• Architect, optimize, and maintain production STA flows using industry-standard EDA tools, continuously improving PPA and runtime efficiency

• Drive signoff correlation and closure using PrimeTime and related tools (PT-SI, PTPX, PT-ECO)

• Debug timing constraints, resolve timing correlation issues, and develop effective timing closure strategies

• Explore and deploy data-driven and ML-assisted techniques to improve STA automation, predict and prioritize timing risk, and guide optimization across blocks and full-chip

• Design, implement, and maintain scalable CAD utilities and STA flow components that improve PPA, robustness, and team productivity

• Continuously refine workflows and introduce new technologies to ensure robust, PPA-optimized timing solutions across all product lines

• Provide timing closure guidance and mentorship to design and physical design engineers

WHAT YOU BRING TO THIS ROLE:

• BS or MS in Electrical or Computer Engineering, or equivalent industry experience

• 8+ years of industry experience in STA and timing methodology, focused on high-performance and low-power designs at advanced technology nodes

• Deep knowledge of STA tools and techniques, including noise, crosstalk, OCV, AOCV, POCV, and LVF analysis

• Fluency with PrimeTime and related signoff tools (PT-SI, PTPX, PT-ECO), with extensive hands-on experience driving signoff correlation and closure

• Strong expertise in debugging timing constraints and resolving timing correlation issues across complex SoC designs

• Experience with MMMC analysis, timing ECO flows, and late-stage timing closure techniques

• Proficiency in writing robust, production-quality scripts in Tcl, Python, and/or Perl for CAD utilities and flow components

• Solid knowledge of clock tree synthesis (CTS) and its interaction with timing analysis

• Excellent communication and collaboration skills for cross-functional, multi-project environments

BONUS POINTS:

• Experience with advanced process nodes (7nm, 5nm, or below)

• Familiarity with low-power design methodologies and their timing implications (DVFS, power gating)

• Exposure to interface protocol timing (DDR, PCIe, USB, SerDes)

• Experience applying ML or data-driven methods to EDA flow optimization

• Background in satellite communication, 5G, or IoT SoC design

This is a full time, exempt position, based out of our Saratoga office.  The target base pay for this position is $120,000 - $220,000 annually.  The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience. 

 

We are redefining how satellites are designed, manufactured and used—so we’re looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that’s your experience – then we’ll be immediately wow-ed.

 

E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role.

Why E-Space is right for you:

As a member of our team, you will play a crucial role in driving our success.  Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals.  In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry.  

We want you to make the most of your journey at E-Space. That’s why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space:

• An opportunity to really make a difference

• Sustainability at our core

• Fair and honest workplace

• Innovative thinking is encouraged

• Competitive salaries

• Continuous learning and development

• Health and wellness care options

• Financial solutions for the future

• Optional legal services (US only)

• Paid holidays

• Paid time off

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.

Vacancy posted 27 days ago
Similar jobs that could be interesting for youBased on the Senior Static Timing Analysis (STA) Methodology Engineer in Saratoga, CA vacancy
  • $138k - $198k

    Static Timing Analysis Engineer, Full-Chip STA Google - Mountain View, CA, USA Qualifications Bachelor's degree in Electrical Engineering or Computer...  ...data trends. Experience with ASIC design flows and methodology of static timing analysis. Delivery of high‑complexity... 
    Suggested
    Full time

    Google Inc.

    Mountain View, CA
    2 days ago
  • Insilico is seeking an experienced STA Engineer to join their team in Sunnyvale, CA. The ideal candidate should have over 10 years of experience in Static Timing Analysis and demonstrate proficiency with tools such as Synopsys DC and Cadence conformal. Your role will involve... 
    Senior

    Insilico

    Sunnyvale, CA
    5 days ago
  • $136k - $218.5k

    Responsibilities Drive timing analysis and closure for DFT logic on...  ...Electrical or Computer Engineering with 5+ years’ experience...  .... Hands-on experience in Static Timing Analysis (STA) and driving timing convergence...  ...SMVA, etc. Experience in methodology and/or workflow... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...for a motivated ASIC Timing Engineer to join our dynamic and...  ...Responsibilities Drive Timing Analysis and Closure: Lead the...  ...in collaboration with methodology teams. Requirements BS...  ...in Timing and STA. Hands‑on experience in full‑chip/sub‑chip Static Timing Analysis (STA)... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...circuit designers to drive timing analysis and closure of custom...  ...flows working with methodology teams. Develop timing...  ...or Computer Engineering 6+ years of experience...  ...standard transistor level STA tools such as...  ...simulations for correlation to static timing and noise... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  •  ...in Santa Clara, California is seeking a CPU CDC/STA Engineer to enhance and maintain design methodologies for CPUs. You will be responsible for CDC and...  ...experience in TCL or Perl, with preferred skills in Static Timing Analysis, Clock-Domain Crossing, and experience in... 

    Apple Inc.

    Santa Clara, CA
    1 day ago
  • NVIDIA Gruppe in Santa Clara is seeking a Timing Methodology Engineer to optimize performance and reliability across their product portfolio, including...  ...have a relevant degree and significant experience in STA flow, along with strong programming skills in Python, TCL,... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We are seeking an innovative Timing Methodology Engineer to help drive multi‑physics sign‑off strategies...  ...reliability through comprehensive modeling, analysis, and automation. Your work will impact...  ...Prime‑Time, Prime‑Shield, and Tempus STA QOR metrics for sign‑off flow,... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $196k - $310.5k

     ...ll be doing: As a senior member in our team...  ...Thermal & Voltage Noise Methodology areas. This will...  ...post-silicon data analysis for power to...  ...help mentor junior engineers on test designs and...  ...VLSI areas of power, timing & voltage noise...  ...& clocks design, STA, place‑n‑route and... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $120k - $220k

     ...We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design...  ...verification, coverage analysis, pattern generation,...  ..., routing, and test timing • Define and...  ...DFT specifications, methodology guidelines, and test...  ...physical design and STA teams for scan chain... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    eSpace

    Saratoga, CA
    18 hours ago
  • NVIDIA Gruppe is seeking a talented engineer to lead timing analysis and closure for advanced GPUs and CPUs. You will collaborate with cross-functional...  ...years of relevant experience, including strong skills in Static Timing Analysis and timing closure processes. Excellent... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  •  ...in Santa Clara for a role focusing on timing analysis and closure for DFT logic across its chips...  ...candidate has a strong background in Static Timing Analysis and a minimum of 5 years...  ...experience in Electrical or Computer Engineering. You will collaborate across teams to drive... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $120k - $220k

     ...doing Lead EM/IR drop analysis for complex SoC...  ...requirements Perform static and dynamic IR‑drop analysis...  ...with physical design engineers to optimize power grid...  ...teams Document EM/IR methodology guidelines, best practices...  .... Job type: Full time, exempt. Location: Saratoga... 
    Senior
    Full time
    Work at office
    Visa sponsorship

    E-Space

    Saratoga, CA
    2 days ago
  •  ...libraries Develop automated library analysis, validation, and quality...  ...and enhance cell design methodologies, applying adaptive threshold...  ...to see: M.S. in Electrical Engineering or related field (or equivalent...  ...synthesis, place and route, timing closure, power analysis) 2+... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $126.8k - $190.9k

     ...the next groundbreaking Apple product!As a CPU CDC/STA Engineer, you will play a major role analyzing the design...  ...Domain Crossing (CDC), Reset Domain Crossing (RDC) and Static Timing Analysis (STA) constraints and methodology for our CPUs across multiple design sites.... 
    Relocation

    Apple Inc.

    Santa Clara, CA
    2 days ago
  •  ...next groundbreaking Apple product! As a CPU CDC/RDC/STA Engineer, you will play a major role analyzing the design...  ...Domain Crossing (CDC), Reset Domain Crossing (RDC) and Static Timing Analysis (STA) constraints and methodology for our CPUs across multiple design sites.... 
    Relocation

    Apple Inc.

    Santa Clara, CA
    1 day ago
  •  ...experienced professional in Sunnyvale, California, to lead static timing analysis for innovative TPU technology. The role involves driving...  ...Candidates should have a Bachelor's degree in Electrical Engineering or a related field, along with extensive experience in static... 
    Senior

    Google

    Sunnyvale, CA
    4 days ago
  • NVIDIA Corporation is seeking an experienced ASIC Timing Engineer to join its team in Santa Clara, California. This role involves leading timing analysis and closure for GPUs and SoCs, collaborating with various teams to ensure the success of innovative projects. The ideal... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  • $125.2k - $192.7k

     ...Role: You will be a senior individual...  ...by Staff/Principal engineers and help drive those...  ...antenna isolation, timing/resource coordination...  ...: Wi‑Fi AP and STA modes across all supported...  ...RF design, test methodologies, and debug...  ...capture, protocol‑level analysis, debugging, and... 
    Senior
    Flexible hours

    General Motors

    Sunnyvale, CA
    4 days ago
  •  ...Design Automation, Real Intent is looking for new applications engineers to join its team! Come work with a team of top notch...  ...technologies, including detailed knowledge of rule sets Hardware static timing analysis (STA) / timing closure flows Assertion-based formal property... 
    Senior

    Real Intent

    Sunnyvale, CA
    2 days ago
  • $116k - $189.75k

    We are seeking an innovative Timing Methodology Engineer to help drive multi-physics sign-off strategies...  ...comprehensive modeling, illuminating analysis, and automation. This work will influence...  ...Prime-Time, Prime-Shield and Tempus STA QoR metrics for sign-off flow, and tool... 

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $126.8k - $220.9k

     ...and extraction to simulation and EMIR/timing analysis flows. You will work with design and CAD...  ...Minimum Qualifications BS in Electrical Engineering Preferred Qualifications...  ...Shell). Experience in Circuit Check and STA/NanoTime analysis is a plus. Experience... 
    Relocation

    Apple Inc.

    Cupertino, CA
    1 day ago
  • $256.05k - $361.48k

    # **Welcome!**## .Senior Physical Design Integration Engineer page is loaded## Senior Physical Design Integration...  ...synthesis, floor planning, static timing analysis, power/clock distribution,...  ...improvement of physical design methodologies and flow automation. Responsibilities... 
    Senior
    Work experience placement
    Local area
    Immediate start
    Flexible hours
    Shift work

    Intel Corporation

    Santa Clara, CA
    2 days ago
  • $165k - $248k

     ...Category Engineering Hire Type Employee Job ID 16703 Base...  ...design automation (EDA) and static timing analysis (STA). Combining deep domain knowledge...  ...to mentor and guide both senior and junior engineers, and...  ...roadmap for sign-off methodology, driving improvements across... 
    Senior
    Temporary work
    Remote work

    Synopsys Inc

    Sunnyvale, CA
    7 days ago
  • $113.67k - $153.8k

     ...Associates (SIA) is seeking a Senior Mechanical Engineer with expertise in thermo-...  ...in advanced engineering analysis, condition assessment,...  ...on automation, AI-enabled methodologies, and continuous improvement...  ...also offers various paid time off including vacation, floating... 
    Senior
    Temporary work
    Casual work
    Flexible hours

    SI Solutions, LLC

    San Jose, CA
    9 days ago
  • $172.1k - $305.6k

    A leading technology company is seeking a Senior Simulation Animation Engineer to develop innovative simulations and generate synthetic data. The ideal...  ...candidate should have strong C++ skills, experience in real-time animation systems, and a collaborative spirit.... 
    Senior

    Apple Inc.

    Cupertino, CA
    4 days ago
  • Apple Inc. is seeking a Senior Rendering Engine Software Engineer in Cupertino, California. This role involves architecting and implementing rendering...  ...will have at least 5 years of hands-on experience in real-time 3D rendering, proficiency in C++, and familiarity with... 
    Senior

    Apple Inc.

    Cupertino, CA
    2 days ago
  • $83.9k - $155.7k

     ...of applications including the timely screening of newborns for diseases...  ...We are seeking a passionate Senior Systems Engineer to join our Systems Development...  ...e.g. Python/JMP for regression analysis, ANOVA), Design of Experiments methodology, and the application of statistical... 
    Senior
    Local area
    Relocation package

    F. Hoffmann-La Roche Ltd

    Santa Clara, CA
    2 days ago
  •  ...Senior Environmental Engineer VTA's Engineering and Program Delivery Division...  ...professional engineering in the analysis, design, implementation,...  ...in construction methodologies and the ability to collaborate...  ...or a related field at the time of appointment is required... 
    Senior
    For contractors
    Local area
    Immediate start

    The Valley Transportation Authority

    San Jose, CA
    4 days ago
  • $136k - $218.5k

     ...forefront of technological advancement. We are looking for a Senior Circuit Methodology Engineer that will work closely with Nvidia's circuit design...  ...to benefit circuit design quality and reduce design-cycle times. To achieve this, you will take ownership of new EDA tool... 
    Senior
    Work experience placement

    Nvidia Corporation

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Static Timing Analysis (STA) Methodology Engineer. Be the first to apply!