Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Static Timing Analysis Engineer, Full-Chip STA

$138k - $198k

Google Inc.

Static Timing Analysis Engineer, Full-Chip STA Google – Mountain View, CA, USA Qualifications Bachelor's degree in Electrical Engineering or Computer Science, or equivalent practical experience. 4 years of technical experience in silicon timing closure and chip integration. Experience in one or more static timing tools (e.g., PrimeTime, Tempus). Experience with Static Timing Analysis (STA) sign‑off constraint authoring for full‑chip level, tape‑out sign‑off requirements, checklists, and associated automation. Preferred Qualifications Master's degree in Electrical Engineering, Computer Science. Experience in extraction of design parameters, QoR metrics, and analyzing data trends. Experience with ASIC design flows and methodology of static timing analysis. Delivery of high‑complexity silicon in state‑of‑the‑art technology process nodes. Knowledge of semiconductor device physics and transistor characteristics. Effective skills with scripting languages such as Tcl or Perl. Responsibilities Deliver system‑on‑chip (SoC) Static Timing Analysis. Define SoC timing sign‑off process corners, derates, uncertainties, and their tradeoffs. Drive clock tree jitter and implementation for SoCs to achieve best energy, performance, and area. Execute full‑chip timing constraint validation and timing sign‑off checklist criteria, perform full‑chip Static Timing Analysis (STA) and timing Engineering Change Order (ECO) creation, and oversee final timing sign‑off for SoCs. Benefits The US base salary range for this full‑time position is $138,000–$198,000 plus bonus, equity, and benefits. Additional compensation components are determined by role, level, location, and experience. Please note that this range represents base salary only; it does not include bonus, equity, or benefits. Equal Opportunity Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity or expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents‑to‑be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire. #J-18808-Ljbffr Google Inc.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Static Timing Analysis Engineer, Full-Chip STA in Mountain View, CA vacancy
  • $120k - $220k

     ...are seeking a Senior STA Methodology Engineer to join our ASIC design...  ...own cross-functional timing methodology efforts...  ...methodologies across the full RTL-to-GDS flow,...  ...across blocks and full-chip • Design, implement...  ...AOCV, POCV, and LVF analysis • Fluency with PrimeTime... 
    Suggested
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    a month ago
  •  ...Santa Clara for a role focusing on timing analysis and closure for DFT logic across its chips, including GPUs, CPUs, and SoCs....  ...has a strong background in Static Timing Analysis and a minimum of...  ...experience in Electrical or Computer Engineering. You will collaborate across... 
    Suggested

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

    Responsibilities Drive timing analysis and closure for DFT logic on all Nvidia chips (GPUs/CPUs/DPUs/LPUs...  ...(block/cluster/full-chip). Work with PD,...  ...Electrical or Computer Engineering with 5+ years’...  ...Hands-on experience in Static Timing Analysis (STA) and driving timing... 
    Suggested

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

     ...you’ll be doing: Drive Timing Analysis and Closure: Lead the...  ...level, cluster level, and full chip level. Collaborate...  ...Electrical or Computer Engineering with 5 years’...  ...experience in Timing and STA Hands‑on experience in full‑chip/sub‑chip Static Timing Analysis (STA)... 
    Suggested

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...for a motivated ASIC Timing Engineer to join our dynamic and...  ...be doing: Drive Timing Analysis and Closure: Lead the...  ...level, cluster level, and full chip level. Collaborate...  ...experience in Timing and STA Hands-on experience in full-chip/sub-chip Static Timing Analysis (STA)... 
    Suggested
    Full time

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $171.6k - $302.2k

     ...Timing Radio Integration Engineer Work Locations (3) Submit Resume Do you have a...  ...delivery to the SOC team. Using STA and CPI tools to verify and...  ...Using PTPX and other power analysis tools to characterize...  ...successful bring up of the chip, and support in the lab for... 
    Relocation

    Apple

    Sunnyvale, CA
    3 days ago
  • $100k

     ...Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full‑chip signoff and ensure manufacturable, high‑quality silicon across...  ...padring integration, bump/RDL strategies, and reliability analysis (IR drop, EM), with solid understanding of advanced nodes... 
    Permanent employment

    Neura Market

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...circuit designers to drive timing analysis and closure of custom circuit...  ...) in Electrical or Computer Engineering 6+ years of experience for Masters...  ...standard transistor level STA tools such as NanoTime and...  ...for correlation to static timing and noise results. Expertise... 

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $153.2k - $229.8k

     ...Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS...  ...and is responsible for STA methodology and signoff, foundry...  ...technology enablement and analysis, design automation and internal...  ...-on experience with static timing analysis (STA) tools, e.g.,... 
    Work experience placement
    Work from home

    Nutanix

    Santa Clara, CA
    4 days ago
  • $128k - $312k

     ...Comprising brilliant engineers and visionaries,...  ...advanced AI inference chips tailored to...  ...neural networks behind Full Self-Driving (FSD),...  ...signal EM and power EM analysis flows end-to-end,...  ...~ Deepexpertisein static and dynamic IR drop...  ...competitive pay, as a full-time Tesla employee, you... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Flexible hours

    Tesla

    Palo Alto, CA
    3 days ago
  •  ...REQUIREMENT Role : Software Test Engineer Location : San Jose, CA (On-site) Type : Full-Time / Contract Exp : 10+yrs The Opportunity : Staff Software Test Engineer - who is less of a "script runner" and more of a tool builder. Primary Focus... 
    Full time
    Contract work

    Maintec Technologies

    Sunnyvale, CA
    3 days ago
  • $163k - $237k

     ...s degree in Mechanical Engineering, Material Engineering,...  ...experience in SI/PI design for chip/package or system PCB....  ..., physical design, STA, package, system and...  ...Excellent programming and data analysis skills with MATLAB,...  ...salary range for this full-time position is $163,000-$2... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    17 hours ago
  • $110k - $145k

     ...PIC Characterization Engineer Palo Alto, California...  ...already produce billions of chips for telecom and...  ...defining—and that now is the time to scale. PsiQuantum...  ..., and performance analysis from prototype through...  ...compensation package. Full time roles are eligible... 
    Full time
    Shift work

    PsiQuantum

    Palo Alto, CA
    21 hours ago
  •  ...builds the world's largest AI chip, 56 times larger than GPUs. Our novel...  ...About The Role As a Kernel Engineer on our team, you will develop...  ...be critical to unlocking the full potential of our hardware and...  ...mathematical models and analysis to measure the software performance... 

    CEREBRAS SYSTEMS INC.

    Sunnyvale, CA
    5 days ago
  • $120k - $220k

     ...skilled and experienced EM/IR Engineer to join our engineering...  ...: • Lead EM/IR drop analysis for complex SoC designs at block and full-chip levels across all...  ...requirements • Perform static and dynamic IR-drop analysis...  ...design This is a full time, exempt position, based... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    a month ago
  • $120k - $220k

     ...Design-for-Test (DFT) Engineer to join our SoC...  ...tools • Own the full ATPG lifecycle: verification...  ..., coverage analysis, pattern generation...  ...routing, and test timing • Define and implement...  ...design and STA teams for scan chain...  ...methodologies, on-chip clock control for at... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    a month ago
  • $144k - $209k

     ...company match Paid Time Off: 20 days of...  ...Bachelor's degree in Engineering or equivalent...  ...center, refinery, chip fabrication, chemical...  ...drives, automatic/static transfer switches,...  ...salary range for this full‑time position is $...  ...root cause analysis for BMS and EPMS issues... 
    Full time
    Temporary work
    Work at office
    Local area
    Immediate start

    Google

    Sunnyvale, CA
    2 days ago
  • $167.3k - $284.4k

     ...teams of physicists, engineers, data scientists...  ...movement towards advanced chip design, KLA's...  ...This role spans the full product lifecycle-...  ...Conducting various analysis, such as fluid, thermal...  ...understanding of statics, mechanics of...  ...program (EAP), paid time off and paid company... 
    Minimum wage
    Work experience placement
    Worldwide
    Flexible hours

    KLA

    Milpitas, CA
    4 days ago
  •  ...SambaNova Suite™ is the first full-stack, generative AI platform, from chip to model, optimized for...  ...Sambanova is a seasoned engineering team with a proven track...  .... User-facing tools (analysis, job and HW management,...  ...For US-Based, Full-Time Employment Positions SambaNova... 
    Full time
    Temporary work
    Local area
    Flexible hours

    SambaNova

    Palo Alto, CA
    1 day ago
  • $108k - $264k

     ...dangerous for humans. As a CAE Engineer, you will guide the design...  ...components to the full system Conduct static, dynamic, structural and MBD...  ...Strong programming and data analysis skills in MATLAB, Python, or...  ...competitive pay, as a full-time Tesla employee, you are eligible... 
    Hourly pay
    Full time
    Temporary work
    Flexible hours

    Tesla Motors, Inc.

    Palo Alto, CA
    5 days ago
  •  ...Clara is looking for a motivated Senior Timing Engineer (Circuits) to join its Circuit Solutions...  ...Group. The candidate will work on timing analysis and signoff for innovative processor...  ...years of experience with industry-standard STA tools, knowledge of deep submicron technologies... 

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • NVIDIA Gruppe is seeking a talented engineer to lead timing analysis and closure for advanced GPUs and CPUs. You will collaborate with cross-functional...  ...years of relevant experience, including strong skills in Static Timing Analysis and timing closure processes. Excellent... 

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    We are seeking an innovative Timing Methodology Engineer to help drive multi‑physics sign‑off strategies...  ...reliability through comprehensive modeling, analysis, and automation. Your work will impact...  ...Prime‑Time, Prime‑Shield, and Tempus STA QOR metrics for sign‑off flow,... 

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...are now looking for a motivated Senior Timing Engineer (Circuits) to join our dynamic and growing...  ...circuit designers to drive timing analysis and signoff of custom circuit macros (digital...  ...timing of custom circuit designs using STA tools, including PrimeTime, Tempus and various... 
    Shift work

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $117.8k - $200.3k

     ...teams of physicists, engineers, data scientists...  ...movement towards advanced chip design, KLA's...  ...This role spans the full product lifecycle-...  ...Conducting various analysis, such as fluid, thermal...  ...understanding of statics, mechanics of...  ...program (EAP), paid time off and paid company... 
    Minimum wage
    Work experience placement
    Worldwide
    Flexible hours

    KLA

    Milpitas, CA
    4 days ago
  • $160k - $210k

     ...Sunnyvale, CA Employment Type Full time Location Type Hybrid Department Engineering, Hardware Engineering About Taara...  ...communication and photonics chip technologies to the world. Drive...  ...simulation, synthesis, and static timing analysis. Experience with FPGA high speed... 
    Full time

    Taara

    Sunnyvale, CA
    2 days ago
  • $170k - $230k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. FULL CHIP PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    Latent AI

    Sunnyvale, CA
    2 days ago
  • $72k

     ...Process Integration Engineer – Weekend Shift Nokia...  ...circuit (PIC) semiconductor chips. The wafer fab operates...  ...experiments and data analysis. You will have the...  ...improve throughput and cycle time Support next-...  ...degree Job Schedule Full time Job Type Experienced... 
    Full time
    Temporary work
    Work experience placement
    Shift work
    Weekend work
    Day shift
    Afternoon shift

    Nokia

    Sunnyvale, CA
    5 days ago
  • $159k - $231k

     ...Bachelor's degree in Mechanical Engineering, Product Design, Electrical...  ...design, simulation analysis, and validation. Experience...  ...familiarity with techniques of static, dynamic, and thermal analysis...  ...US base salary range for this full‑time position is $159,000-$231,000... 
    Full time
    Worldwide

    Google

    Mountain View, CA
    4 days ago
  • $144k - $209k

     ...Bachelor's degree in mechanical engineering, industrial engineering, or...  ..., reliability, failure analysis, and process improvement. Preferred...  ...from infrastructure to chip including next generation cooling...  ...US base salary range for this full-time position is $144,000-$209,000... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Static Timing Analysis Engineer, Full-Chip STA. Be the first to apply!