Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Static Timing Analysis Engineer, Full-Chip STA

$138k - $198k

Google Inc.

Static Timing Analysis Engineer, Full-Chip STA Google – Mountain View, CA, USA Qualifications Bachelor's degree in Electrical Engineering or Computer Science, or equivalent practical experience. 4 years of technical experience in silicon timing closure and chip integration. Experience in one or more static timing tools (e.g., PrimeTime, Tempus). Experience with Static Timing Analysis (STA) sign‑off constraint authoring for full‑chip level, tape‑out sign‑off requirements, checklists, and associated automation. Preferred Qualifications Master's degree in Electrical Engineering, Computer Science. Experience in extraction of design parameters, QoR metrics, and analyzing data trends. Experience with ASIC design flows and methodology of static timing analysis. Delivery of high‑complexity silicon in state‑of‑the‑art technology process nodes. Knowledge of semiconductor device physics and transistor characteristics. Effective skills with scripting languages such as Tcl or Perl. Responsibilities Deliver system‑on‑chip (SoC) Static Timing Analysis. Define SoC timing sign‑off process corners, derates, uncertainties, and their tradeoffs. Drive clock tree jitter and implementation for SoCs to achieve best energy, performance, and area. Execute full‑chip timing constraint validation and timing sign‑off checklist criteria, perform full‑chip Static Timing Analysis (STA) and timing Engineering Change Order (ECO) creation, and oversee final timing sign‑off for SoCs. Benefits The US base salary range for this full‑time position is $138,000–$198,000 plus bonus, equity, and benefits. Additional compensation components are determined by role, level, location, and experience. Please note that this range represents base salary only; it does not include bonus, equity, or benefits. Equal Opportunity Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity or expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents‑to‑be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire. #J-18808-Ljbffr Google Inc.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Static Timing Analysis Engineer, Full-Chip STA in Mountain View, CA vacancy
  •  ...Santa Clara for a role focusing on timing analysis and closure for DFT logic across its chips, including GPUs, CPUs, and SoCs....  ...has a strong background in Static Timing Analysis and a minimum of...  ...experience in Electrical or Computer Engineering. You will collaborate across... 
    Suggested

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $120k - $220k

     ...are seeking a Senior STA Methodology Engineer to join our ASIC design...  ...own cross-functional timing methodology efforts...  ...methodologies across the full RTL-to-GDS flow,...  ...across blocks and full-chip • Design, implement...  ...AOCV, POCV, and LVF analysis • Fluency with PrimeTime... 
    Suggested
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    27 days ago
  • Insilico is seeking an experienced STA Engineer to join their team in Sunnyvale, CA. The ideal candidate should have over 10 years of experience in Static Timing Analysis and demonstrate proficiency with tools such as Synopsys DC and Cadence conformal. Your role will involve... 
    Suggested

    Insilico

    Sunnyvale, CA
    5 days ago
  • $136k - $218.5k

    Responsibilities Drive timing analysis and closure for DFT logic on all Nvidia chips (GPUs/CPUs/DPUs/LPUs...  ...(block/cluster/full-chip). Work with PD,...  ...Electrical or Computer Engineering with 5+ years’...  ...Hands-on experience in Static Timing Analysis (STA) and driving timing... 
    Suggested

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...for a motivated ASIC Timing Engineer to join our dynamic and...  ...Responsibilities Drive Timing Analysis and Closure: Lead the...  ..., cluster level, and full chip level. Collaborate...  ...in Timing and STA. Hands‑on experience in full‑chip/sub‑chip Static Timing Analysis (STA)... 
    Suggested

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  •  ...technology company in Santa Clara, California is seeking a CPU CDC/STA Engineer to enhance and maintain design methodologies for CPUs. You...  ...experience in TCL or Perl, with preferred skills in Static Timing Analysis, Clock-Domain Crossing, and experience in various... 

    Apple Inc.

    Santa Clara, CA
    1 day ago
  • $181.1k - $318.4k

     ...Radio Integration Engineer, you will be responsible...  ...all facets of the full analog megacell to...  ..., floor planning, timing closure of the...  ..., and defining static and dynamic controls...  ...bring up of the chip, and support in the...  ...Experience in timing analysis (STA) of analog to... 
    Relocation

    Apple

    Sunnyvale, CA
    3 days ago
  • $100k

     ...Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full‑chip signoff and ensure manufacturable, high‑quality silicon across...  ...padring integration, bump/RDL strategies, and reliability analysis (IR drop, EM), with solid understanding of advanced nodes... 
    Permanent employment

    Neura Market

    Santa Clara, CA
    5 days ago
  • $180k - $202k

     ...first 3D-stacked photonics engine, Passage™, capable of...  ...! We are hiring a Chip Firmware Validation Engineer...  ...testing, perform data analysis, and execute further...  ...reliability/FIT (Failure in Time) testing. Familiarity...  ...grants (applicable to full‑time employees)... 
    Full time
    Temporary work
    Flexible hours

    Dormont Manufacturing Co

    Mountain View, CA
    5 days ago
  • $126.8k - $190.9k

    Custom Timing and Verification CAD Engineer Apple's custom silicon is among the most sophisticated in the...  ...schedule of Apple's most advanced chips. Responsibilities Develop, maintain...  ...digital or custom IC design and static timing analysis through coursework or internship experience... 
    Internship
    Relocation

    Apple Inc.

    Sunnyvale, CA
    5 days ago
  •  ...deliver the next groundbreaking Apple product! As a CPU CDC/RDC/STA Engineer, you will play a major role analyzing the design and...  ...Clock Domain Crossing (CDC), Reset Domain Crossing (RDC) and Static Timing Analysis (STA) constraints and methodology for our CPUs across... 
    Relocation

    Apple Inc.

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...circuit designers to drive timing analysis and closure of custom circuit...  ...) in Electrical or Computer Engineering 6+ years of experience for Masters...  ...standard transistor level STA tools such as NanoTime and...  ...for correlation to static timing and noise results. Expertise... 

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $126.8k - $190.9k

     ...deliver the next groundbreaking Apple product!As a CPU CDC/STA Engineer, you will play a major role analyzing the design and...  ...Clock Domain Crossing (CDC), Reset Domain Crossing (RDC) and Static Timing Analysis (STA) constraints and methodology for our CPUs across multiple... 
    Relocation

    Apple Inc.

    Santa Clara, CA
    2 days ago
  • $163k - $237k

     ...s degree in Mechanical Engineering, Material Engineering,...  ...experience in SI/PI design for chip/package or system PCB....  ..., physical design, STA, package, system and...  ...Excellent programming and data analysis skills with MATLAB,...  ...salary range for this full-time position is $163,000-$2... 
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  •  ...Job Description Display Mechanical Engineer (Long Term Contract) Full-Time Opportunity with Basic Solutions...  ...properties of materials, solid mechanics, statics, Newtonian physics, and heat...  ...and performing DOE, statistical data analysis, yield improvement, root cause investigation... 
    Long term contract
    Full time

    Basic Solutions

    Sunnyvale, CA
    8 days ago
  • $120k - $220k

     ...Design-for-Test (DFT) Engineer to join our SoC...  ...tools • Own the full ATPG lifecycle: verification...  ..., coverage analysis, pattern generation...  ...routing, and test timing • Define and implement...  ...design and STA teams for scan chain...  ...methodologies, on-chip clock control for at... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    eSpace

    Saratoga, CA
    18 hours ago
  •  ...circuits (ICs) with on-chip security, rapid...  ...by Silicon Valley Engineering Hall of Famer, Dr....  ...seamlessly across full wafers. This...  ...for high precision, timing critical mixed signal...  ..., CDC analysis, and multi‑clock systems...  ...development (XDC/SDC), and static timing analysis... 
    Full time

    Multibeam Corporation

    Sunnyvale, CA
    3 days ago
  • $180k - $200k

     ...builds the world's largest AI chip, 56 times larger than GPUs. Our novel...  ...computation. The Role As a Mechanical Engineer at Cerebras, you will lead...  ...iterate on designs and analysis to inform high level systems...  ...and GD&T. Must be able to do full tolerance analysis of complex... 
    For contractors

    CEREBRAS SYSTEMS INC.

    Sunnyvale, CA
    4 days ago
  •  ...Combat Engineer Job Overview Construct and conquer! Join us as a Combat Engineer, where you'll specialize in obstacle construction...  ...equipment operations. Advanced certifications require additional full funded training programs. Benefits ~ Comprehensive... 
    Full time
    Contract work
    Part time
    Relocation package
    Flexible hours

    U.S. Army

    Sunnyvale, CA
    6 hours ago
  •  ...SambaNova Suite™ is the first full-stack, generative AI platform, from chip to model, optimized for...  ...Sambanova is a seasoned engineering team with a proven track...  .... User-facing tools (analysis, job and HW management,...  ...For US-Based, Full-Time Employment Positions SambaNova... 
    Full time
    Temporary work
    Local area
    Flexible hours

    SambaNova

    Palo Alto, CA
    3 days ago
  • NVIDIA Gruppe is seeking a talented engineer to lead timing analysis and closure for advanced GPUs and CPUs. You will collaborate with cross-functional...  ...years of relevant experience, including strong skills in Static Timing Analysis and timing closure processes. Excellent... 

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $160k - $312k

     .... Comprising brilliant engineers and visionaries, the team...  ...develops advanced AI chips tailored to accelerate...  ...neural networks behind Full Self‑Driving (FSD), and...  ...processing, statistical analysis, scripting for automation...  ...Sick and Vacation time (Flex time for salary positions... 
    Hourly pay
    Temporary work
    Flexible hours

    Tesla

    Palo Alto, CA
    1 day ago
  • $136k - $218.5k

    We are seeking an innovative Timing Methodology Engineer to help drive multi‑physics sign‑off strategies...  ...reliability through comprehensive modeling, analysis, and automation. Your work will impact...  ...Prime‑Time, Prime‑Shield, and Tempus STA QOR metrics for sign‑off flow,... 

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $258k - $294k

     ...Principal Analog/Mixed-Signal ASIC Engineer to work on the next...  ...verification of large Systems‑on‑Chip (SoCs) incorporating complex...  ...standard EDA tools for synthesis, timing analysis, and place‑and‑route....  ...The US salary range for this full‑time position is $258,000 - $... 
    Full time
    Remote work
    Relocation package

    Taara

    Sunnyvale, CA
    5 days ago
  • $108k - $264k

     ...dangerous for humans. As a CAE Engineer, you will guide the...  ...Loaded Tooth Contact Analysis (LTCA) to predict...  ...level analysis to perform full system-level simulations...  ...linear and non-linear static, dynamic and modal simulations...  ...Sick and Vacation time, and Paid Holidays... 
    Temporary work
    Flexible hours

    Tesla

    Palo Alto, CA
    3 days ago
  • $120k - $220k

     ...doing Lead EM/IR drop analysis for complex SoC designs at block and full-chip levels across all process...  ...off requirements Perform static and dynamic IR‑drop...  ...Collaborate with physical design engineers to optimize power grid...  .... Job type: Full time, exempt. Location: Saratoga... 
    Full time
    Work at office
    Visa sponsorship

    E-Space

    Saratoga, CA
    2 days ago
  • $170k - $230k

    SPACE EXPLORATION TECHNOLOGIES CORP in Sunnyvale, CA is seeking a Sr. Full Chip Physical Verification Engineer to drive cutting-edge silicon integration for space technologies. Responsibilities include executing full-chip DRC, LVS, and ESD signoff, while using tools like... 

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    3 days ago
  • $170k - $230k

    Sr. Full Chip Physical Verification Engineer (Silicon Engineering) Sunnyvale, CA SpaceX is actively developing technologies to make human life on Mars possible. We are building rockets, spacecraft, and Starlink - the world’s largest satellite constellation. We seek an... 
    Temporary work
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    3 days ago
  • $160k - $210k

     ...Sunnyvale, CA Employment Type Full time Location Type Hybrid Department Engineering, Hardware Engineering About Taara...  ...communication and photonics chip technologies to the world. Drive...  ...simulation, synthesis, and static timing analysis. Experience with FPGA high speed... 
    Full time

    Taara

    Sunnyvale, CA
    3 days ago
  • $180k - $210k

     ...for a Senior Mechanical Design Engineer to support the Drivetrain and...  ...properties, heat treatment, statics, and dynamics Proficient...  ...GD&T and tolerance stack-up analysis Familiarity with PLM systems...  ...benefits with Progyny • Flexible time off • 401(k) match Why... 
    Local area
    Flexible hours

    ALSO

    Palo Alto, CA
    more than 2 months ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Static Timing Analysis Engineer, Full-Chip STA. Be the first to apply!