Senior Physical Design Engineer: Timing, Floorplanning & P&R
$126.8k - $220.9kApple Inc.
A leading technology company is seeking a Physical Design Engineer to contribute to the design of high performance PHY from RTL to GDSII. Responsibilities include generating timing constraints, building chip floor-plans, and validating designs adhering to power and timing requirements. The ideal candidate has a B.Sc. in Electrical Engineering and relevant experience in SoC designs. The base pay for this role ranges from $126,800 to $220,900 based on experience and qualifications. Comprehensive benefits including stock purchase programs and education reimbursement are offered. #J-18808-Ljbffr Apple Inc.
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior Physical Design Engineer: Timing, Floorplanning & P&R in Cupertino, CA vacancy
- A leading technology company in Sunnyvale is seeking a SoC Physical Design Engineer. Candidates should have a minimum of a BS degree and over 3 years of industry experience, focusing on partition-level P&R implementation. Responsibilities include working alongside the...Suggested
$120k - $220k
...fundamentally change the design, economics,... ...WILL BE DOING: Lead physical design implementation from floorplanning through GDSII sign‑... ...analyze and resolve timing violations through... ...and mentor junior engineers WHAT YOU BRING TO... ...familiarity with other P&R tools such as...SeniorFull timeWork at officeImmediate startVisa sponsorship$140k - $170k
...Credo is engineering the future of high-speed... ...Cables (AECs) all designed for maximum performance... ...the Role As a Senior Physical Design Engineer,... ...GDSII. Focus on timing, power, and area... ...automation, chip floorplanning, power/clock distribution... ..., chip assembly, P&R, and timing...SeniorLocal areaCredo Semiconductor Inc
San Jose, CA2 days ago- Responsibilities Responsible for all aspects of physical design and implementation of GPU and other ASICs... ...design methodologies, flow automation, chip floorplan, power/clock distribution, chip assembly and P&R, and timing closure. Craft designs for static timing analysis...Senior
$168k - $264.5k
...NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our... ...developing flow and tool methodologies for P&R, timing analysis and closure, convergence... ...multiple projects along with chip floorplan, power and clock distribution,...Senior- ...Job Title: Senior Physical Design Engineer (MULTIPLE OPENINGS) Salary Range : $216,091-218,000/ Year / 4... ...block-level, and partition-level, including floorplanning, placement, clock tree synthesis (CTS), routing, timing closure, and signoff. Execute...Senior
Neetha Consulting LLC
Cupertino, CA3 days ago - NVIDIA Corporation seeks a motivated Physical Design Engineer to drive design and timing processes. This role involves collaborating with mixed signal teams, performing physical verification checks, and debugging timing issues. Candidates should have a BS or MS in Electrical...Senior
$143.1k - $264.2k
SoC Physical Design Engineer, PnR job at Apple Inc.. Sunnyvale, CA. Imagine what you could... ...schedule and design goals. Timing, physical and electrical verification... ...Experience with partition level P&R implementation including floorplanning, clock and power distribution,...Relocation$210k - $250k
...first silicon and system designed from the ground up... ...job completion times and tokens-per-second... ...and has a world-class engineering team with decades of... ...Responsibilities Define the Physical Assembly of SOC.... ...design functions such as P&R, timing, floorplan, clocking, electrical...$200k - $220k
Staff / Senior Staff Physical Design Engineer Bolt Graphics is a semiconductor startup based in Sunnyvale, CA... ...play a critical role in achieving timing, power, and area (PPA) targets while... ...design flow: synthesis support, floorplanning, placement, CTS, routing, and signoff...Senior- ...We are seeking a Physical Design contractor with strong synthesis and implementation... ...expertise to support large, timing-critical designs at advanced... ...stages Develop and refine floorplans using Cadence Innovus... ...tradeoffs Partner with external P&R teams to iterate toward...For contractors
7Rays Semiconductors
San Jose, CA2 days ago $200k - $220k
...semiconductor startup in California is seeking a Staff/Senior Staff Physical Design Engineer to lead physical design implementations. The role requires... ...-12 years of experience in ASIC design, with a focus on timing, power, and area optimizations. Candidates should have...Senior$181.1k - $318.4k
...group, you’ll help design and manufacture... ...mix of strategic engineering along with hands-on experience in physical design and large chip... ...Synthesis, DFT insertion, Floorplanning, Clock and Power... ...all aspects of timing, electrical and... ...floorplanning tools, P&R flows, static...Temporary workRelocation$181.1k - $318.4k
...group, you’ll help design and manufacture our... ...a mix of strategic engineering along with hands-on... ...hands on experience in physical design and large... ...of the following: Floorplanning, Clock and Power distribution... ...tools, P&R flows, and global timing verification Flows...Relocation$181.1k - $318.4k
...group, you’ll help design and manufacture... ...mix of strategic engineering along with hands‑on... ...on experience in physical design and large chip... ...of the following: Floorplanning, Clock and Power distribution... ...tools, P&R flows (Cadence or... ...design, budgeting, timing and physical convergence...Relocation$116k - $189.75k
What You'll Be Doing: Drive Physical Design and timing analysis and closure of NVIDIA's GPUs, CPUs,... ...or higher in Electrical or Computer Engineering (or equivalent experience). Proficiency... ...and optimization e.g., synthesis, floorplanning, placement, CTS, routing, power, etc...$170k - $230k
...life on Mars. SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX... ...steps (e.g. synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification... ...range: Physical Design Engineer/Senior: $170,000.00 - $230,000.00...SeniorPermanent employmentTemporary workWorldwideWeekend work$156k - $229k
Senior Design Technology Co-Optimization Engineer Google • Sunnyvale, CA, USA Qualifications Bachelor's degree... .... 5 years of experience in Physical Design (RTL-to-GDS) or Technology... ...-standard Place and Route (P&R) tools and Static Timing Analysis (STA) tools. Experience...SeniorFull timeWorldwide- ...leading global technology provider in San Jose seeks a mid-senior level Sr. Physical Design Engineer. You will engage in advanced ASIC design activities,... ...while providing technical mentorship. This full-time role offers competitive compensation and a solid benefits...SeniorFull time
Einfochips
San Jose, CA2 days ago $256.05k - $361.48k
# **Welcome!**## .Senior Physical Design Integration Engineer page is loaded## Senior Physical Design Integration... ...synthesis, floor planning, static timing analysis, power/clock distribution... ...or more ASIC style design flows - floorplanning, clock construction, synthesis,...SeniorWork experience placementLocal areaImmediate startFlexible hoursShift work$120k - $220k
E-Space is looking for an experienced Physical Design Engineer to lead complex ASIC and SoC designs. With a focus on innovative satellite technology, you'll work with cutting-edge tools like Cadence Innovus. The role requires a minimum of 8 years of experience in physical...Senior$170k - $230k
SpaceX is seeking a Sr. SOC/ASIC Physical Design Engineer to develop next-generation silicon for space and ground infrastructures. You'll work with top engineers across various disciplines to enhance the Starlink network, enabling connectivity globally. Ideal candidates...Senior$181.1k - $318.4k
...technology company in California is seeking a senior engineer for their wireless silicon development team. The role involves generating static timing constraints and utilizing scripting skills, with a focus on ASIC design. Candidates must have a BS degree and at least...Senior$136k - $218.5k
We are now looking for a motivated Physical Design Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part... ....What you'll be doing:Drive physical design and timing from netlist to gds.Partner with mixed signal teams to integrate...Senior$100k
...for contributors of all seniorities. Tenstorrent is seeking an Physical Design Engineer to lead cross-... ...Compiler) across synthesis, P&R, STA, signoff, and hierarchical... ..., including floorplanning, synthesis, P&R, STA,... ...efficiency, turnaround time, and QoR. Optimize EDA...Permanent employmentFull time- An innovative AI infrastructure startup in the United States is seeking a Physical Design Engineer with over 10 years of experience. You will be responsible for defining the Physical Assembly of SoC and developing methodologies to optimize performance for AI data centers...Senior
$200k - $220k
A semiconductor startup based in California is seeking a Staff/Senior Staff Physical Design Engineer to drive full-chip implementations and meet PPA targets. This role requires 8-12 years of experience in ASIC physical design, specializing in tools like Synopsys ICC2 and...Senior$116k - $218.5k
NVIDIA Gruppe is looking for a talented engineer specialized in Physical Design and Timing Analysis. The successful candidate will be integral in driving the design and optimization of GPUs, CPUs, and SoCs, ensuring technical excellence through collaboration with multiple...$141.8k - $258.6k
...solutions? As part of our Digital Design Engineering group, you’ll take... ...hardworking engineers. As a Physical Design Engineer, you will be... ...view validation, by taking a P&R block through RTL to GDS steps... ...synthesis, placement, CTS, routing, timing optimization, leakage...Relocation$141.8k - $258.6k
Apple Inc. in Santa Clara, California is seeking a Physical Design Engineer to join their Digital Design Engineering group. In this role, you will... ...and manage RTL to GDS steps such as physical synthesis and timing optimization. Candidates should have a BS and at least 2...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Physical Design Engineer: Timing, Floorplanning & P&R. Be the first to apply!
Related searches
- data center design engineer Cupertino, CA
- senior design verification engineer Cupertino, CA
- cad design engineer solidworks Cupertino, CA
- physical design engineer Cupertino, CA
- product engineering manager Cupertino, CA
- sr. product engineer Cupertino, CA
- product engineer Cupertino, CA
- product design engineer Cupertino, CA
- new product engineer Cupertino, CA
- digital design engineer Cupertino, CA