Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Physical Design Engineer: Timing, Floorplanning & P&R

$126.8k - $220.9k

Apple Inc.

A leading technology company is seeking a Physical Design Engineer to contribute to the design of high performance PHY from RTL to GDSII. Responsibilities include generating timing constraints, building chip floor-plans, and validating designs adhering to power and timing requirements. The ideal candidate has a B.Sc. in Electrical Engineering and relevant experience in SoC designs. The base pay for this role ranges from $126,800 to $220,900 based on experience and qualifications. Comprehensive benefits including stock purchase programs and education reimbursement are offered. #J-18808-Ljbffr Apple Inc.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior Physical Design Engineer: Timing, Floorplanning & P&R in Cupertino, CA vacancy
  • A leading technology company in Sunnyvale is seeking a SoC Physical Design Engineer. Candidates should have a minimum of a BS degree and over 3 years of industry experience, focusing on partition-level P&R implementation. Responsibilities include working alongside the... 
    Suggested

    Itlearn360

    Sunnyvale, CA
    4 days ago
  • $120k - $220k

     ...fundamentally change the design, economics,...  ...WILL BE DOING: Lead physical design implementation from floorplanning through GDSII sign‑...  ...analyze and resolve timing violations through...  ...and mentor junior engineers WHAT YOU BRING TO...  ...familiarity with other P&R tools such as... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship

    E-Space

    Saratoga, CA
    3 days ago
  • Responsibilities Responsible for all aspects of physical design and implementation of GPU and other ASICs...  ...design methodologies, flow automation, chip floorplan, power/clock distribution, chip assembly and P&R, and timing closure. Craft designs for static timing analysis... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our...  ...developing flow and tool methodologies for P&R, timing analysis and closure, convergence...  ...multiple projects along with chip floorplan, power and clock distribution,... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    3 days ago
  • $136k - $264.5k

    NVIDIA Corporation is seeking a Senior Physical Design Engineer located in Santa Clara, California. The successful candidate will drive physical design and timing, partner with mixed signal teams, and perform physical verification checks. Candidates should possess a BS... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  • $140k - $170k

     ...0,000 Credo is engineering the future of high...  ...Cables(AECs) all designed for maximum...  ...the Role As a Senior Physical Design Engineer,...  ...GDSII. Focus on timing, power, and area...  ...automation, chip floorplanning, power/clock distribution...  ..., chip assembly, P&R, and timing... 
    Senior
    Local area

    Credo Semiconductor, Inc.

    San Jose, CA
    23 days ago
  • $151.09k - $214.5k

    A leading technology company in Cupertino, CA, is seeking a Physical Design Engineer responsible for implementing design partitions for complex Systems-on-Chip. The ideal candidate will have a Master's degree in Electrical Engineering and at least 2 years of relevant experience... 

    Itlearn360

    Cupertino, CA
    2 days ago
  • $143.1k - $264.2k

    SoC Physical Design Engineer, PnR job at Apple Inc.. Sunnyvale, CA. Imagine what you could...  ...schedule and design goals. Timing, physical and electrical verification...  ...Experience with partition level P&R implementation including floorplanning, clock and power distribution,... 
    Relocation

    Itlearn360

    Sunnyvale, CA
    4 days ago
  • $210k - $250k

     ...first silicon and system designed from the ground up...  ...job completion times and tokens-per-second...  ...and has a world-class engineering team with decades of...  ...Responsibilities Define the Physical Assembly of SOC....  ...design functions such as P&R, timing, floorplan, clocking, electrical... 

    Eridu Corporation

    Saratoga, CA
    2 days ago
  • Staff / Senior Staff Physical Design Engineer - India Bolt Graphics is a semiconductor startup based in Sunnyvale...  ...play a critical role in achieving timing, power, and area (PPA) targets...  ...physical design flow: synthesis support, floorplanning, placement, CTS, routing, and... 
    Senior

    Bolt Graphics, Inc.

    Sunnyvale, CA
    2 days ago
  • $196k - $310.5k

     ...NVIDIA is seeking an experienced ASIC Floorplan Engineer to design and implement the world’s leading...  ...early architecture development through physical design, impacting product lines ranging...  ...and solve area, interconnect, timing and floorplan improvement opportunities... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    17 hours ago
  • $181.1k - $318.4k

     ...responsible for the physical implementation of design partition(s) (from netlist...  ...and design goals. Timing, physical and...  ...with partition level P&R implementation including floorplanning, clock and power distribution...  ...Electronics/Computer Engineering or related field.... 
    Relocation

    Apple

    San Jose, CA
    2 days ago
  • $200k - $220k

     ...semiconductor startup in California is seeking a Staff/Senior Staff Physical Design Engineer to lead physical design implementations. The role requires...  ...-12 years of experience in ASIC design, with a focus on timing, power, and area optimizations. Candidates should have... 
    Senior

    Bolt Graphics

    Sunnyvale, CA
    2 days ago
  • $181.1k - $318.4k

     ...group, you’ll help design and manufacture...  ...mix of strategic engineering along with hands-on experience in physical design and large chip...  ...Synthesis, DFT insertion, Floorplanning, Clock and Power...  ...all aspects of timing, electrical and...  ...floorplanning tools, P&R flows, static... 
    Temporary work
    Relocation

    Apple Inc.

    Santa Clara, CA
    17 hours ago
  • $116k - $189.75k

    What You'll Be Doing: Drive Physical Design and timing analysis and closure of NVIDIA's GPUs, CPUs,...  ...or higher in Electrical or Computer Engineering (or equivalent experience). Proficiency...  ...and optimization e.g., synthesis, floorplanning, placement, CTS, routing, power, etc... 

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $181.1k - $318.4k

     ...group, you’ll help design and manufacture our...  ...a mix of strategic engineering along with hands-on...  ...hands on experience in physical design and large...  ...of the following: Floorplanning, Clock and Power distribution...  ...tools, P&R flows, and global timing verification Flows... 
    Relocation

    Apple Inc.

    Santa Clara, CA
    17 hours ago
  • $181.1k - $318.4k

     ...group, you’ll help design and manufacture...  ...mix of strategic engineering along with hands‑on...  ...on experience in physical design and large chip...  ...of the following: Floorplanning, Clock and Power distribution...  ...tools, P&R flows (Cadence or...  ...design, budgeting, timing and physical convergence... 
    Relocation

    Apple Inc.

    Santa Clara, CA
    2 days ago
  • $170k - $230k

    Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA SpaceX was founded under the belief that...  ...implementation steps (e.g. synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    2 days ago
  • $116k - $189.75k

     ...are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team....  ...intelligence. What you'll be doing: Drive Physical Design and timing analysis and closure of...  ...and optimization e.g., synthesis, floorplanning, placement, CTS, routing, power, etc.... 
    Full time

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $100k - $166.75k

     ...are now looking for a ASIC Floorplan Design Engineer - NCG. NVIDIA is seeking a talented...  ...architects, design leads, physical design leads and package...  ...improvement opportunities Solve timing and routing congestion...  ...clock distribution, packaging, P&R and timing closure. Strong... 
    Full time

    NVIDIA

    Santa Clara, CA
    1 day ago
  • Bolt Graphics, Inc. is looking for a Staff/Senior Staff Physical Design Engineer in Sunnyvale, CA. The role is critical in driving physical implementation in semiconductor design, focusing on achieving timing, power, and area targets. The ideal candidate will have a Bachelor... 
    Senior

    Bolt Graphics, Inc.

    Sunnyvale, CA
    2 days ago
  • $256.05k - $361.48k

    # **Welcome!**## .Senior Physical Design Integration Engineer page is loaded## Senior Physical Design Integration...  ...synthesis, floor planning, static timing analysis, power/clock distribution...  ...or more ASIC style design flows - floorplanning, clock construction, synthesis,... 
    Senior
    Work experience placement
    Local area
    Immediate start
    Flexible hours
    Shift work

    Intel Corporation

    Santa Clara, CA
    1 day ago
  • $140k - $229.8k

    Physical Design Engineer - Multiple Levels Company: Qualcomm Technologies, Inc....  ...implementation methods, customized P&R to achieve area reduction,...  ...for place and route, floorplanning, power planning, IR drop...  ...clock tree synthesis, routing, timing optimization and closure,... 
    Work experience placement
    Work from home

    Itlearn360

    Santa Clara, CA
    3 days ago
  • $120k - $220k

    E-Space is looking for an experienced Physical Design Engineer to lead complex ASIC and SoC designs. With a focus on innovative satellite technology, you'll work with cutting-edge tools like Cadence Innovus. The role requires a minimum of 8 years of experience in physical... 
    Senior

    E-Space

    Saratoga, CA
    1 day ago
  • $170k - $230k

    SpaceX is seeking a Sr. SOC/ASIC Physical Design Engineer to develop next-generation silicon for space and ground infrastructures. You'll work with top engineers across various disciplines to enhance the Starlink network, enabling connectivity globally. Ideal candidates... 
    Senior

    jobr.pro

    Sunnyvale, CA
    1 day ago
  • SPACE EXPLORATION TECHNOLOGIES CORP (SpaceX) in Sunnyvale, CA is looking for a Sr. SOC/ASIC Physical Design Engineer. The role involves developing cutting-edge silicon for deployment in space and improving physical design methodologies to enhance the Starlink network.... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    2 days ago
  • $181.1k - $318.4k

     ...technology company in California is seeking a senior engineer for their wireless silicon development team. The role involves generating static timing constraints and utilizing scripting skills, with a focus on ASIC design. Candidates must have a BS degree and at least... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    4 days ago
  • $163k - $237k

    Google Inc. in Sunnyvale is seeking a Senior Physical Design Flow and Methodology Engineer to shape AI/ML hardware acceleration. You will drive TPU technology, contributing to innovations loved by millions worldwide, ensuring high-quality results for all ASIC tapeouts.... 
    Senior
    Worldwide

    Google Inc.

    Sunnyvale, CA
    1 day ago
  • United States Digital Space LLC in Sunnyvale is seeking a motivated Sr. SOC/ASIC Physical Design Engineer to develop cutting-edge silicon for space and ground infrastructures. You'll be part of a team designing and implementing critical components for the Starlink network... 
    Senior
    Worldwide

    United States Digital Space LLC

    Sunnyvale, CA
    2 days ago
  • $136k - $218.5k

    ## Senior Physical Design EngineerApplylocations: US, CA, Santa Claratime type: Full timeposted on:...  ...looking for a motivated Physical Design Engineer to join our dynamic and growing team....  ...doing:*** Drive physical design and timing from netlist to gds.* Partner with mixed... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Physical Design Engineer: Timing, Floorplanning & P&R. Be the first to apply!